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SUMMARY 
 
The 2006 International Technology Roadmap for Semiconductors projects that for 2020, 
interconnects will be as narrow as 14 nm.  For a wire with such dimensions, the collision 
rate of electrons with the surfaces will be a significant fraction of the total number of 
collisions, causing an increase in the total resistance of the wire. At the same time, 
interconnections operate at higher frequencies, such that electrons are confined to a sheet 
near the surface; therefore, the effective cross-sectional area of the conductor decreases 
and the effective resistance increases. For a wire that operates at ultra-high frequencies, 
such that skin depth and the mean free path of the electrons are in the same order, skin 
effect and surface scattering should be considered simultaneously. This is known as the 
anomalous skin effect (ASE). 
The objective of this work is to identify the challenges and opportunities for using 
GSI interconnects in the nanometer and GHz regime. The increase in the resistivity of a 
thin wire caused by the ASE is studied. The delay of a digital transmission line resulting 
from this effect is modeled. Compact models are presented for the bit-rate limit of 
transmission lines using a general form of resistance that for the first time simultaneously 
considers dc resistance, skin effect, and surface scattering. A conventional low-loss 
approximation that is only valid for fast rising signals is also relaxed. In contrast to 
previous models, it is shown that the bit-rate limit of a transmission line is not scale-
invariant. It is also shown that the error of previous models is large (e.g. 80% for bit-rate 
limit equals reciprocal time-of-flight) if the bit-rate limit is not considerably larger than 
the reciprocal time-of-flight. 
The impact of surface and grain boundary scatterings on the design of multi-level in-
terconnect networks and their latency distribution is studied.  For high-performance chips 
at the 18 nm technology node, it is shown that despite a more than four times increase in 
the resistivity of copper for minimum-size interconnects, the increase in the number of 
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metal levels is negligible (less than 7%), and interconnects that will be affected most are 
so short that their impact on chip performance is inconsequential. It is shown that for 
low-cost applications where very few wiring pitches are normally used, the number of 
metal levels needed to compensate for the impact of size effects on the average rc delay 
of a copper interconnect is drastically high. For a case study chip implemented at 14 nm 
with an interconnect network with two-tiers, it is shown that a 60% increase in the 
number of metal levels is needed to address a five times increase in the resistivity of 
minimum-size wires.   
As technology advances, it becomes more and more challenging to design on-chip 
power distribution networks. An optimization methodology has been presented for power 
distribution interconnects at the local level. For a given IR drop budget, compact models 
are presented for the optimal widths of power and ground lines in the first two metal 
levels for which the total metal area used for power distribution is minimized. Wire 
widths and thicknesses at the end of the 2006 ITRS are projected to scale down to 14 nm, 
and size effects are expected to increase copper resistivity by more than four times. Either 
a three times increase in wiring area for local power lines or a two times decrease in the 
power via pitch is necessary to compensate for size effects. However, decreasing the 
power via pitch will increase the power via blockage factor for all metal levels between 
Metal 2 and the top-most levels with global power grids. The results shows that for 2020, 
the optimal design that minimizes both the area needed for the local power distribution 
and power via blockage factor, occurs when power via pitches in the x and y directions 
are equal and widths of the power lines in Metal 1 are three times the minimum size 








Since the invention of the IC (integrated circuit) by Jack Kilby in 1958, nothing has 
remained the same except for the incredible rate at which the size of devices is shrinking. 
This trend, known as Moore’s law, has been translated into an exponential increase in the 
performance of very large scale integration (VLSI) chips in the past three decades [1]. 
Arguably, this law is expected to hold for another decade. The two main physical chal-
lenges facing Moore’s law are “power dissipation/heat removal” and “interconnects.”  
Like transistors, the cross-section of metal wires is scaled down with every generation, 
but, unlike transistors, wire performance drops as they become thinner, due to increased 
resistance [2, 3].  In deep submicron designs, the interconnect delay exceeds the device 
delay and is the dominant factor of chip performance.  Typically, transmitting data 
between different chip components requires a few clock cycles. Reverse scaling in the 
multi-level interconnect network is used to ease this problem [4].  
About a decade ago, copper replaced aluminum as an advanced metallization solu-
tion [5].  As the feature sizes of interconnects scale down, copper resistivity increases as 
a result of various size effects, such as surface scattering, grain boundary scattering, 
surface roughness, and barrier thickness. The mean free path of electrons in bulk copper 
at room temperature is about 39 nm [6]. The 2006 ITRS projects that at the end of the 
roadmap, interconnects will be as narrow as 14 nm [7]. For a wire with such dimensions, 
the collision rate of electrons with the sidewall surfaces and grain boundaries will be a 
significant fraction of the total number of collisions, causing an increase in the total 
resistance of the wire.  
At the same time, interconnections operate at higher frequencies, such that electrons 
are confined to a sheet near the surface known as the “skin depth.” The projected clock 
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frequency for 2018 will be 53 GHz, and the skin depth at the third harmonic of the clock   
frequency will be as small as 160 nm. Hence, the skin depth becomes comparable to the 
mean free path of the electrons; therefore, skin effect and surface scattering should be 
considered simultaneously.  This is known as the anomalous skin effect (ASE). Figure 
1.1 shows wire dimension and skin depth at the 3ω  frequency versus different technol-
ogy nodes based on ITRS projections and are compared with the mean free path of 
electrons in copper (λCu ) at room temperature. 
The main objective of this thesis is to understand the problems and challenges that 
are caused by the trend shown in Figure 1.1 and to study possible solutions and opportu-
nities for copper wires as gigascale integration (GSI) interconnects.    
The outline of this thesis is as follows. In Chapter 2, a new model for the ASE is de-
rived. In this model, first a closed-form solution for the current density and conductivity 
of thin wires assuming an exponential dependency for the electric field is developed. 
Then, the closed-form solution combined with the Fourier exponential series of an 
arbitrary electric field is used to find the accurate physical model of conductivity and 
current distribution of thin wires under the ASE. In Chapter 3, a new methodology for 
modeling a transmission line in its most general distributed circuit form is proposed. This 
method is used to find the bit-rate limit formula for copper wires. The impact of the ASE 
on delay and bit-rate limit is studied. Chapter 4 describes the impact of size effects on 
design and performance of a multi-level interconnect network of both a high-performance 
and low-cost application. The size effect and its consequent impact on the optimal design 
of a local power distribution network is presented in Chapter 5. Finally, Chapter 6 
provides the conclusions and directions for future research. 
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1.1 Size Effects and ASE Modeling 
Copper will be the preferred interconnect material for GSI applications for at least the 
next decade. The continuous shrinking in feature size will impose new issues for copper 
wires, including size effects. The size-affected wires may have prohibitively high resis-
tivity, thus affecting chip functionality. When λ (mean free path of electrons, defined as 
the mean distance between two consecutive phonon scatterings) becomes comparable to 
the wire dimensions, a significant portion of conducting electrons loses their momentum 
during interaction with the surface. This is known as surface scattering.  
Low-resistivity inlaid copper interconnects for GSI applications are formed by us-
ing a copper damascene process [8]. In this process, the surface of interlayer dielectric 
film is patterned by standard photolithography and reactive ion etching. Then, copper is 











Figure 1.1: Wire dimension (½ pitch), skin depth at the 3ω  frequency (δ⏐3×fclk) , 
and mean free path of electrons in copper at room temperature (λCu) versus differ-
ent technology nodes based on ITRS projections. 
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chemical mechanical polishing. The electroplated copper is formed with different grain 
boundaries. An electron traveling across the grain boundaries will be scattered from the 
boundaries, this is known as grain boundary scattering. The thickness of barrier layers 
and the roughness of the copper surface will also lead to an increase in the effective 
resistivity of the wires [9]. 
The anomalous skin effect was observed by Pippard while he was studying the 
Fermi surface of copper under the action of an electromagnetic field [10]. The electro-
magnetic field interacts with the electrons of the metal, hence electrons absorb energy 
from the field. The nature of interaction depends on the ratio of δ (skin depth, defined as 
the distance in which the amplitude of the wave falls to 1/e of its value at the surface) to 
λ. When λ<<δ , the normal skin effect region, the impact of the mean free path of the 
electrons can be neglected. Therefore, the relation between the current vector and the 
electric field vector might be considered by a scalar value known as metal conductivity. 
However, when λ>≈δ, the effect on the electrons that move perpendicular to the surface 
is much different from those traveling parallel to the surface. Due to the long mean free 
path, electrons in the first case leave the skin depth region layer without being scattered. 
Thus, only those electrons that are moving approximately parallel to the surface contrib-
ute to the absorption. One of the applications of the ASE is as one of the techniques for 
measuring Fermi surface [11].  
Previous models for size effects and ASE have been derived [10, 12-14]. Based on 
these models in terms of w/λ (ratio of wire dimension to electron mean free path) and δ/λ   
(ratio of classical skin depth to electron mean free path) four different regions can be 
defined: (1) bulk dc resistance, (2) size-effect limited dc resistance, (3) classical skin 
effects, and (4) ASE. Asymptotic formulas for copper resistivity in each of these regions 
are known. Figure 1.2 indicates these regions approximately. Historically, size effects 
and ASE have been studied at low-temperature physics. Since the mean free path of 
electrons is larger at lower temperatures, size effects and ASE occur at larger dimension 
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and smaller frequencies. However, for GSI application, by shrinking to dimensions 
around 14 nm, we leave the dc bulk resistivity region and enter the size-effect-limited 
region, and by increasing the clock frequency up to 50 GHz, we leave the classical skin 
effect region, although we do not enter the ASE region until reaching frequencies above 
300 GHz for copper wires at room temperature. Hence, it is important to have a model for 
the frequency dependency of copper wires at room temperature that covers the classical 
skin effect, ASE region, and the region in between.   
1.2 Phasor Analysis 
Maxwell's equations for TEM waves on transmission lines reduce to the Telegrapher's 
equations. Mostly, the four parameters for the distributed model of TEM transmission 
 
 
Figure 1.2: Indication of regions of validity for various asymptotic formulas for the 
impedance of copper wires in terms of  w/λ (ratio of wire dimension to electron 
mean free path) and δ/λ   (ratio of classical skin depth to electron mean free path). 
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lines are series resistance, inductance per unit length, shunt conductance, and capacitance 
per unit length. It is shown that Telegrapher's equations are valid for higher frequencies, 
while inherently longitudinal field components exist. This is known as the quasi-TEM 
approximation [15], while the transmission line parameters are frequency dependent. The 
most general way to model a transmission line as a distributed network is to consider a 
general series impedance per unit length as z(s) and a general parallel admittance per unit 
length as y(s). The objective of this section is to find a method called “phasor analysis” to 
solve a distributed transmission line in its most general form. Such a methodology is 
needed to study the step response and bit-rate limit of electrical interconnects considering 
size effects and high frequency effects. 
1.2.1 Bit-Rate Limit Model  
As digital circuits approach gigascale integration, the demand for transmitting data at 
very high rates grows rapidly. Electrical interconnects have been conventionally used for 
on-chip and chip-to-chip interconnection, and because of the simplicity of the transmit-
ters and receivers they need, they will remain an attractive solution for GSI 
interconnection. As mentioned in the previous section, various effects, including surface 
scattering and skin effect, affect electrical interconnects and make it difficult to accu-
rately determine the step response and the bit-rate limit of electrical wires. Physical 
models that accurately determine the bit-rate limit of electrical wires are very helpful in 
determining their capabilities at various generations. Such models can also help optimize 
the cross-sectional dimensions of wires to maximize aggregate bandwidth. 
Previous models for wire bit-rate have several major limitations [16-18]. They are 
not general because they have been derived for specific structures, like coaxial cables or 
striplines, while this new proposed model is based on transmission line parameters 
instead of geometrical parameters like the wire’s cross-sectional area or perimeter. In 
previous models, the dc resistance of wires has also been neglected, causing an overesti-
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mation of the bit-rate limit if the signal rise time is not small enough. Generally, all of the 
previous models use low-loss approximation for a transmission line, which can cause 
errors when the bit-rate limit is not considerably larger than the reciprocal time-of-flight 
(TF) [19]. 
1.3 Impact of Size Effects on Multi-Level Interconnect Network 
As the number of transistors per GSI chip increases, the total length of wires on chip also 
increases. For high-performance chips, these wires are routed in several different tiers. 
Based on their length (and pitch sizes), the wires can be separated into local, intermedi-
ate, and global wires. Local wires connect gates and transistors within a functional block 
and are usually routed in the minimum pitch and occupy the first two metal levels of a 
multi-level interconnect network. The lengths of these wires are usually less than a few 
gate pitches so their length scales down with the technology. Intermediate wires provide 
clock and signal distribution within a functional block or inter-module communications 
between adjacent blocks with typical lengths up to 3∼4 mm. Global wires provide clock 
and signal distribution between functional blocks and deliver power/ground to all func-
tions on a chip. Global wires that are routed in the top metal levels are longer than 4mm 
and can be as long as the chip size. As the length of global wires does not scale down 
with the technology, the overall performance of the interconnect network can become 
dominated by global wires. The insertion of repeaters can mitigate this problem but is not 
enough. In addition, reverse scaling of global and intermediate wires is necessary.  
Typical interconnect length distribution and a chip cross-section using reverse scal-
ing for its multi-level interconnect network are shown in Figure 1.3. Knowing the wiring 
distribution to estimate the interconnect lengths a priori [20, 21], the reverse-scaled multi-
level interconnect networks can be optimized to reduce the logic macro-cell area, cycle 
time, power consumption, or number of metal levels [4]. These considerations are 
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unavoidable for GSI chips where interconnects are the limiting factor. Optimization of a 
multi-level interconnect network is a part of the interconnect-centric design paradigm 
[22].  
Size effects exacerbate the interconnect problems. The resistivity of minimum-size 
wires at the end of the ITRS roadmap could be five times more than the bulk resistivity. 
However, a multi-level interconnect network consists of interconnects with a wide range 
of lengths that are routed in metal levels with different pitches and thicknesses.  The 
impact of size effects on the design of multilevel interconnect networks has not been 
studied, and it is not clear how much overall chip performance will be degraded because 
of size effects. Such quantitative studies can be very helpful for any kind of 
cost/performance analysis for various size-effect mitigation techniques. 
 
 
Figure 1.3: Typical interconnect length distribution (left) and chip cross section 
(right) with reverse interconnect scaling to alleviate interconnect problems [22].  
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1.4 Impact of Size Effects on Local Power Distribution Network 
As technology advances, it becomes more and more challenging to design on-chip power 
distribution networks. Previously, making a wire wide enough to limit the IR voltage 
drop was enough for designing the power distribution network. Currently, with the 
increased density and speed of GSI chips, power distribution becomes complex. Different 
topologies such as power ring, rooted and non-rooted trees, solid planes, and meshed 
grids are employed for power networks [23-25]. Different techniques have been used to 
minimize the loop inductance and Ldi/dt. To ensure reliable operation of the power 
distribution system, accurate simulation and synthesis of the power distribution network 
over the whole frequency range are essential, although the resistivity per unit length of 
the local power distribution network is so high that inductive effects are negligible. 
Therefore, for the local power distribution network the IR drop and for the global power 
distribution network both the IR drop and Ldi/dt should be considered in the modeling 
and optimization of a power network.   
At the global level, power and ground lines are routed in the top metal levels with 
relatively large cross-sectional dimensions, and size effects do not affect them. At the 
local level, however, power and ground lines are routed in the first two metal levels to 
deliver power and ground to each individual gate. Due to their small dimensions, these 
interconnects are vulnerable to size effects. It is therefore critical to model and optimize 
power distribution networks at the local level and to quantify the impact of size effects on 
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CHAPTER 2 
ELECTRONS IN METALS 
 
2.1 Introduction 
About a decade ago, copper replaced aluminum as an advanced metallization solution 
and it will be the preferred interconnect material for GSI applications for at least the next 
decade. This transition was driven in part by copper’s relatively low resistivity. However, 
as the wire dimensions approach the mean free path of electrons for copper (39 nm at 
room temperature), copper resistivity increases as a result of various size effects such as 
surface scattering, grain boundary scattering, surface roughness, and barrier thickness [9].   
In the simplest model, metal resistivity is caused by collisions of the conduction 
electrons with phonons, and mean free path is defined as the average distance that an 
electron travels between two subsequent collisions. The total resistivity of metal is a 
combination of the contribution of two individual and independent scattering mecha-
nisms, thermal resistivity and defect resistivity (Matthiessen’s rule). Electron collisions 
with vibrating atoms displaced from their equilibrium lattice positions are the source of 
the thermal or phonon contribution, which increases linearly with temperature. Impurity 
atoms, defects such as vacancies, and grain boundaries locally disrupt the periodic 
electric potential of the lattice and effectively cause electron scattering, which is tempera-
ture independent. Figure 2.1  illustrates the surface scattering and grain boundary 
scattering of a copper interconnect [26].  
When the critical dimension of the copper wires is smaller than the electron mean 
free path, the electrons’ motion will be interrupted by collisions with the surface. The 
electrons undergo either elastic or inelastic scattering. In elastic, also known as specular, 
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scattering, the electron reflects in the same way a photon reflects from a mirror. In this 
case, the electron does not lose its energy and its momentum or velocity along the direc-
tion parallel to the surface is preserved. As a result, the electrical conductivity remains 
the same as in the bulk and there is no size effect on the conductivity. When scattering is 
totally inelastic or nonspecular, the electron mean free path is terminated by impinging on 
the surface. The scattered electron loses its velocity along the direction parallel to the 
surface or the conduction direction, and the electrical conductivity decreases. There will 
be a size effect on electrical conduction. 
At the same time, interconnections operate at higher frequencies, such that electrons 
are confined to a sheet near the surface known as “skin depth.” The projected clock 
frequency for the year 2018 is 53 GHz, and the skin depth at the 3ω  frequency will be as 




Figure 2.1:  Schematic illustration of surface and grain boundary scattering for 
copper interconnects with Tantalum (Ta) barrier [9].  
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electrons; therefore, skin effect and surface scattering should be considered simultane-
ously.  
The physics of conduction in thin wires at high frequencies is different from that of 
bulk conductivity. Previous studies on ASE have been done for wires at high frequencies 
and very low temperatures [14, 27, 28]. A physical model for the ASE of copper wires at 
room temperature and ultra-high frequencies is needed to study the behavior of metallic 
wires for GSI interconnects. Two different approaches have been used to model the 
conductivity of thin wires. The first approach, which is more qualitative, is based on the 
energy relaxation of electrons and has been used by Chambers [12]. The second ap-
proach, which is more detailed, uses the Boltzmann transport equation to find the 
distribution of electrons in the k-space and has been used by Sondheimer [14]. In this 
work, we will use the Sondheimer approach to model size effects and will extend it to a 
model for the ASE.  
In this chapter, after a brief review of the theory of electrons in metals, a closed-
form solution for the current density and conductivity of thin wires is developed, assum-
ing an exponential dependency for the electric field. This closed-form solution combined 
with the Fourier exponential series of an arbitrary electric field will enable us to find the 
accurate physical model of conductivity and current distribution of thin wires under the 
ASE [29]. Such models can be used to study the potential and opportunities of copper 
interconnects compared with other alternative potential solutions for GSI interconnects 
[30]. Finally, a simple model for resistivity of metallic wires with line-edge roughness is 
proposed. 
2.2 Theory of Electrons in Metals 
2.2.1 Background  
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At the beginning of the 20th century, along with many other advances in science, the 
“modern electron theory of metals” was developed. In 1900, three years after Thompson's 
discovery of the electron, Drude constructed his theory of electrical and heat conduction 
by applying the highly successful kinetic theory of gases to a metal, considered a gas of 
free electrons. Afterward, Lorentz resolved the behavior of electrons by means of the 
statistical methods of the dynamical theory of gases. The Drude-Lorentz model fails to 
explain why the conduction electrons do not contribute appreciably to the “specific heat 
of a metal.” This problem was solved later when Sommerfeld (and Pauli) applied Fermi-
Dirac statistics to the free electrons in the model presented by Drude-Lorentz for a metal 
[31]. 
In the Drude-Lorentz-Sommerfeld (D-L-S) model, a metal is divided into two dif-
ferent subsystems, as shown in Figure 2.2. The core electrons are attached to the heavy 
nucleus, forming immobile metal ions, while valence electrons with mass m are allowed 
to wander around.   
 The assumptions made in this model are as follows:  
(1) All the valence electrons are free to move throughout the metal.  
 
)( ZZe a −
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)( ZZe a −
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)( ZZe a −
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Figure 2.2: Schematic indication of D-L-S model. A metal is divided into two 
different subsystems: core electrons, valence electrons 
. 
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(2) Electrons started at rest and were accelerated by an applied electric field until 
they suffered a collision in time 2τ .  
(3) Electrons collide with ion cores.  
Based on these assumptions, as shown in Figure 2.3, the average drift velocity of elec-





,  (2.1) 
where e is electron charge, E is applied electric field, m in the electron mass, and τ is 






where σ is called the bulk conductivity, and n is the number of free electrons per unit 







Figure 2.3: Electron behavior in D-L-S model  
 












mvn Fπ , (2.3) 
where vF is the electron velocity at the Fermi surface [32]. The relaxation time is related 
to the electron velocity on the Fermi surface and the bulk mean free path (m.f.p. λ) by 
 τλ Fv= . (2.4) 
In a more accurate term, τ  is defined in such a way that, the probability P of an electron 








∂ . (2.5) 
τ  depends on the electron energy E as 
 qbEττ = , (2.6) 
where bτ  is independent of E, and q takes values that depend on the scattering mecha-
nism;  21−=q  in the case of lattice scattering and 23=q  in the case of ionized 
impurity scattering [34]. In the framework of quantum mechanics, the simple D-L theory 
remains valid when the electron is regarded as a free particle with an effective mass m*. 
2.2.2 Boltzmann Equation for Charge Transport 
One way to describe the behavior of electrons is by means of a distribution func-
tion ),( rvf , which measures the number )(vdN of electrons with velocity v  lying in the 
range vd  in the volume element rd , i.e., 
 
3*






in the absence of any perturbation [32], 
 )(),( 0 vfrvf =  (2.8) 
where )(0 vf  is the Fermi-Dirac distribution, i.e., 
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 2 20 ( ) 1 (1 exp( ( )))2 F
mf v v v
kT
= + − . (2.9) 
where k is  Boltzmann's constant, and T is temperature. 
Three different mechanisms contribute to the non-equilibrium distribution function: 
drift, diffusion, and collisions [27]. 
(I) Drift: E  and B , electric and magnetic fields, induce change in the velocity vec-
tor of free electrons as (dot over the variable denote the time derivative x dx dt= ) 
 * ( )
ev E v B
m
= − + × . (2.10) 








∂ )( . (2.11) 
where f  stands for ),( rvf  for simplicity and k f∇  denotes the k-space gradient of 





∇ = + +
∂ ∂ ∂
). 
(II) Diffusion: A gradient in the spatial distribution of electrons will cause a change 








∂ . (2.12) 
where r f∇  denotes the gradient of the distribution function (in Cartesian coordi-
nates ˆˆ ˆr i j kx y z
∂ ∂ ∂
∇ = + +
∂ ∂ ∂
). 
(III) Collisions: Suppose a non-equilibrium distribution function is set up by a sys-
tem of external forces that are suddenly removed; the rate of approach to 
equilibrium under the influence of collisions alone (with phonons and imperfec-
tions) is then given by 
 










∂ . (2.13) 
Combining these three scattering mechanisms, the total contribution to the distribu-





























where in steady-state conditions (i.e. 0f t∂ ∂ = ), the Boltzmann equation for quasi-free 





−=∇⋅+∇⋅×+− . (2.15) 
which is purely classical, except that the mass m is to be regarded as an effective mass. 
The main problem for solving problems such as surface scattering, grain boundary 
scattering, surface roughness, and anomalous skin effects, then, is to solve equation 
(2.15) for various cases of interest with its boundary conditions. The boundary conditions 
are determined by the nature of the scattering and physical boundaries of the specimen. 
The solution of f will be used to calculate the current density (in A/m3) by means of the 
usual formula [32]: 
 
*
32 ( )mJ e v f dv
h
= − ∫ . (2.16) 
2.3 Conductivity of Thin Film 
In this section strict analysis of the conductivity of a thin metallic film is given in detail. 
As this method is typical of all calculations in different cases (such as thin wires, anoma-
lous skin effect), it is presented in detail. This method first was used by Sondheimer [14].  
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Consider a metal film of thickness d and suppose that the z-axis is perpendicular to 
the plane of the film, with film surfaces at z=0 and z=d (Figure 2.4).  Now, the problem is 
one dimensional, and the distribution function of the electrons may be written in the form  
 ),(10 zvfff += , (2.17) 
where f1 has to be determined. The electric field E is in the x-direction and the Boltzmann 
equation (2.15) reduces to 










The general solution is easily written and will be  
 { }01 *( , ) 1 ( ) zz vx
x





where F(v) is an arbitrary function of v. To determine F(v), we have to introduce the 
boundary conditions at the surface of the film. We assume that a fraction p of the elec-
trons is scattered elastically at the surface with reversal of the velocity component vz, 
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of p varies between 0 and 1, where p=1 means specular scattering and p=0 means com-
plete diffuse scattering (Figure 2.5). Specular reflection of waves requires that surface 
irregularities be smaller than the wavelength. In metals, the de Broglie wavelength of 
electrons on the Fermi surface is of the order of one inter-atomic distance. Hence, even 
the most carefully prepared macroscopically “flat” surface fails to meet such a stringent 
requirement. It is interesting to note that specular reflection has been observed in bismuth 
films. The number of conduction electrons in bismuth, a semimetal, is extremely small; 
thus the de Broglie wavelength of electrons is several hundred inter-atomic distances 
[35]. 
Assuming two distribution functions, f + for electrons with  vz > 0 and f - for electrons 
with vz < 0, the distribution function of the electrons leaving the surface z=0 is now given 
by 
 { } 01010 )1()0,()0,( fpzvffpzvff zz −+=−+==+ −+ , (2.20,a) 
and similarly, at z=d, 
 { } 01010 )1(),(),( fpdzvffpdzvff zz −+=−+==+ +− , (2.20,b) 









Figure 2.5: Specularity parameter is defined as the fraction of electrons that 
have elastic collisions at the wire surfaces 
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Combining (2.16), (2.17), and (2.21) we can now proceed with the calculation of cur-
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Introducing spherical coordinates (v, θ, ϕ), as shown in Figure 2.6, the Cartesian inte-
gral in (2.22) can be written in the spherical coordinate using the relation  
 2( , , ) sin ( , , )f x y z dxdydz r f r drd dθ θ ϕ θ ϕ=∫∫∫ ∫∫∫ , (2.23) 
as 
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In (2.24) the integration over ϕ is trivial, and the integration over v is carried out by 
means of degenerate electron gas of (2.9) as 
 0
0






∂∫ . (2.26) 
Therefore, 
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∫ , (2.27) 
where λ=τ vF is the free path of the electrons at the surface of the Fermi distribution. The 
overall conductivity of the film could be found by averaging the current density over all 
values of z from 0 to d to obtain 
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Figure 2.6: Parameter definitions in spherical and Cartesian coordinates 
 
 







vme Fτπσ = , (2.29) 
 
2.4 Conductivity of Thin Wire 
The Boltzmann transport equation (2.15) for a thin wire will be simplified as 
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Now, f1 is both a function of z and y and the integral in (2.22) should be done in four 
different regions. Suppose that the line has a width of w  in the z direction and a height of 
h in the y direction. The boundary condition for the BTE (2.30) will be (for simplicity 
assume p=0): 
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where A[m2], l[m], and R[Ω] are the cross-sectional area, length, and the resistance of the 
sample material, respectively. Based on this definition, the resistivity of a thin wire with 
height h and width w is plotted in Figure 2.7. These curves are plotted assuming p=0 and 
for copper wires with different aspect ratios, and compared with thin film (case h/w=∞). 
Although the general theory seems complicated, some simple interpretations have been 
done before. For a wire with arbitrary cross-section and thickness larger than or compa-
rable to the mean free path, the deviation in the current density from that which would 
exist in the bulk is appreciable only in a region close to the surface of the wire. Therefore, 
the deviation in the current is proportional to the perimeter of the wire’s cross-section P, 
while mean current is proportional to the cross-sectional area A. Simply, for a wire with 
arbitrary cross-section the thin wire conductivity can be written as [13] 
 
 
[ . ]cmρ μΩ
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Figure 2.7: Resistivity of a thin wire versus wire width (w) for wires with different 
aspect ratios (h/w). Curves are for p = 0 and at zero frequency 
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2.5 Anomalous Skin Effect (ASE) 
At sufficiently low temperatures and high frequencies, the mean free path of the elec-
trons in a good conductor becomes greater than the classically predicted skin depth, and 
the classical skin effect equations break down. The same approach can be used to find the 
effect of both surface scattering and the skin effect on the resistivity of a thin film. If we 
assume that ωτ is much smaller than one (where ω is frequency of the input signal and τ 
is the relaxation time, at room temperature τ=2.7×10-14sec and for f=10GHz, ωτ will be 
1.6×10-2), then the BTE in (2.15) for the thin film shown in Figure 2.4 will be simplified 
to 










 In this case, the electric field is a function of z and is the solution of Maxwell’s equa-
tions at a single frequency  
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 Equation (2.35) for the thin film shown in Figure 2.4 will reduce to 
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To determine the ASE, (2.34), (2.37), and (2.16) should be solved simultaneously. First 
assume we are solving for the normal skin effect problem. Replacing ( ) ( )x xE z J zσ=  in 
(2.37) will yield 
 ( )012( ) ( )
z d zEJ z e eα α
σ
− − −= + , (2.38) 
where α  is the reciprocal of skin depth 
 1 fα π μσ
δ
= = . (2.39) 
For now, assume that the electric field with surface scattering remains unchanged; 
therefore 
 ( )012( ) ( )
z d z
xE z E e e
α α− − −= + , (2.40) 
and the solution of (2.34) by incorporating (2.38) will be 
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Assuming two distribution functions, f + for electrons with vz > 0 and f - for electrons with 
vz < 0, and considering the specularity parameter p at surfaces z=0 and z=d, the boundary 
conditions for (2.41) will be  
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Replacing (2.43) in (2.16) and introducing spherical coordinates (v, θ, ϕ), similar to what 
we did in the previous section, will yield 
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which for 0f = ( 0α = ) reduces to (2.27). Equation (2.45) is the main contribution of 
this work on ASE modeling. The “Moment method” is used to solve (2.34), (2.37), and 
(2.16) simultaneously. The dependency of the electric field on distance from the surfaces 
in its general form can be estimated by the summation of exponential functions (Fourier 
expansion). The numerical iteration steps are as follows: 
STEP 1 –  Assume ( )E z  as (2.40). 
STEP 2 –  Find ( )J z using (2.45). 
STEP 3 –  Replace ( )J z  in (2.37) find ( )E z . 





nE z c e
π
= ∑ . 
STEP 5 –  If the solution has not yet converged, go to STEP 2. 
Figure 2.8 shows the results as the ratio of wire resistivity to bulk resistivity. Calcu-
lations have been modified for a wire with a square cross-section, excited with a 10 GHz 
signal. These results show that when the wire dimension is below the skin depth at 10 
GHz (≅650 nm) only surface scattering causes the increase in resistivity, while for the 
wires larger than the skin depth, both the skin effect and surface scattering are effective. 
For a 1 μm wire with a square cross-section, the anomalous skin effect increases wire 
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resistivity up to 40%, while the conventional skin effect shows only a 4% increase in the 
resistivity. 
As a rule of thumb, the resistivity of a wire can be considered its dc resistivity up to 
the corner frequency fc, where fc is the frequency at which the skin depth equals the wire 
width (sometimes 1/3 of wire width). Above fc, wire resistivity depends on the square 
root of the frequency ( f ). In the case of ASE we have two corner frequencies, fc and 
f’c, where f’c is the frequency at which the skin depth is equal to five times the mean free 
path of electrons. Wire resistivity below fc is equal to the dc resistivity, while between fc  
and f’c it depends on the square root of frequency ( f ). Above fc depends on frequency 


























Figure 2.8: Ratio of wire resistivity to bulk resistivity for ASE (at f =10GHz) of a thin 
wire with aspect ratio of one (w = h) versus wire width, for different values of p; 
comparing to results for skin effect (SE). 
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at 100K it will be as low as f’c ≅ 1 GHz. Throughout this work, we remain at room 
temperature and frequencies below 100 GHz; therefore for delay and bit-rate limit 
calculations, we will assume that  f∝ρ . Analysis for frequencies above f’c  needs to 
be done in the future work. 
2.6 Surface Roughness and Barrier Thickness 
In the past, aluminum was the main interconnect material. However, as dimentions shrink 
to sub-micron dimensions, the rc delay problem of interconnects appears. The sub-
micron aluminum interconnect cannot handle high power density applications because of 
its relatively low resistance to electromigration. Because of these problems, the semicon-
ductor industry focused on replacing aluminum with other metals. Copper seemed to be 
the best candidate because of its lower resistivity (about two thirds that of aluminum) and 
high electromigration resistance. Cost reduction was another reason. Copper techniques 
require 20% to 30% fewer steps than conventional aluminum patterning due to the new 
damascene approach and the higher packing density of the smaller feature size. 
One of the challenges for Cu chemical mechanical polishing (CMP) is to control the 
uniformity of the surface topography while the interconnect layers increase to meet the 
more stringent die-level planarity requirement. The copper damascene technique circum-
vents metal etching, using the CMP process to form copper wiring inside the trenched 
oxide. The CMP process must be integrated horizontally and vertically to achieve high-
quality process performance. Horizontal integration, which includes reliability of the 
consumables, development of new slurries, wafer cleaning systems, and a new metrology 
for endpoint detection, focuses on an integral solution for a robust yield and throughput 
for the CMP. Vertical integration integrates upstream processes such as copper barrier 
deposition and etching and downstream processes such as ILD deposition and lithogra-
phy [2].  
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Copper diffuses into silicon oxide (SiO2) and into silicon (Si) with disastrous effects 
so that barriers are required. Currently titanium nitride (TiN) and tantalum (Ta) are used. 
The ITRS predicts that barrier thickness will remain about 15% of the wire dimensions. 
Hence, in the semiconductor industry, copper resistivity is known as 2.2 μΩcm, instead 
of 1.7 μΩcm for bulk copper. 
Surface roughness is described in different ways such as height of protuberances, as-
pect ratio, shape, distribution, and density of surface features and has been measured by 
different parameters such as RMS values, auto-covariance, and power spectrum. We will 
use the same model as in [36] to introduce surface roughness in terms of RMS values. 
Consider a cross-sectional view of a thin film as shown in Figure 2.9. Suppose that the 
roughness is approximated as a sine wave with sinusoidal undulations with wave-
length L , of amplitude 1h  on the top surface and 2h  on the bottom surface. Assume there 
is a phase shift, ϕ , between these two. Hence the wire thickness can be written as 
 0 1 2( ) sin(2 / ) sin(2 / )d x d h x L h x Lπ π ϕ= + + + . (2.46) 
( )d x can be written as 
 0( ) sin(2 / )d x d h x Lπ= + , (2.47) 
where  
 2 2 21 2 1 22 cos( )h h h h h ϕ= + + . (2.48) 
Using the same model for resistance calculations as in [36], the effective resistivity 







ρρ = ∫ . (2.49) 
Obviously (2.49) is valid only when the wavelength of undulations is big enough! Using 
(2.33) for a thin film, 
 0 34( ) (1 (1 ) )( )
x p
d x
λρ ρ= + − . (2.50) 
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( )1 ( )
p
d h dh d
λρρ
⎡ ⎤−
= +⎢ ⎥−− ⎣ ⎦
. (2.51) 
This model was applied to a statistical Monte Carlo simulation framework to study 
die-to-die and with-in-die interconnect variations on the maximum critical path delay 
distribution. In Figure 2.10 (courtesy of [37]), the presented resistivity formula for 
surface roughness is compared to numerical simulations [38] and agrees well for a range 
of 0w  and u . Here, for the line-edge roughness (LER), 0w  is the effective line width and 
u  is the amplitude. For interconnect height undulation, 0h  is the nominal wire height and 
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Results indicate that effective line-width variations dominate LER variations until 
2016, corresponding to a half-pitch of 22 nm. However, from 2016 to 2020, LER ampli-
tudes will start to become a substantial percentage of the nominal effective line-width 
dimension, leading to an increase in the conductor resistivity. This effect amplifies the 
size-effects from traditional interconnect scaling, resulting in an increase in the maximum 
critical path delay mean and standard deviation. Since interconnect resistance is directly 
proportional to wire length, the 62% reduction in average wire length for a multi-core 
system compared to a single-core system maps to a ~35% reduction in the maximum 
critical path delay mean degradation and standard deviation for the year 2020 with a 14 
nm half-pitch. As a result, multi-core systems are more tolerant to interconnect process 
variations and size-effects relative to single-core systems, leading to a more efficient 
design in performance, power, yield, and cost [37].  
 
 
Figure 2.10: (courtesy of [37]) Comparison of resistivity model projections from our 
formula with numerical simulations from [38] for a range of w0 and LER. 
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2.7 Conclusions 
A new physical model for the anomalous skin effect is based on the Sondheimer ap-
proach and uses the moment method. Effective resistivity of thin wires with a rectangular 
cross-section as a function of wire dimensions and frequency is extracted. This model 
simplifies to the known asymptotic solutions for surface scattering and ASE at very high 
frequencies and applies to the region between the classical and anomalous skin effect. A 
compact formula for the impact of line-edge roughness on the resistivity of copper wires 
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CHAPTER 3 




Electrical connections are part of a hierarchy that connects individual active devices at 
the lowest level to system-level connections at the highest [39, 40]. This hierarchy 
includes on-chip interconnects (consisting of local, semi-global, and global wires), multi-
chip module interconnects, printed circuit board interconnects, and backplane (package) 
interconnects. The size of the interconnects varies with interconnect level both in cross-
section and in length, at the chip level. The performance of many high-speed digital 
circuits is dominated by interconnects. The lumped rc delay model which has been 
previously used for many on-chip interconnects, is not adequate for GSI interconnects for 
several reasons: (1) clock frequencies of gigahertz and above, (2) faster gates and there-
fore sharper rise time, and (3) unscaleability of the length of global interconnects with 
technology [41]. 
Transmission line models are required for computer-aided design. The term “trans-
mission line” in this respect means that the time delay along the line is important, 
meaning that the line inductance is included in the model. In the case of nearly all high 
bit-rate circuits, the interconnections between circuits require detailed analysis and 
modeling [42]. This includes routing on printed circuit boards and assessing the effect of 
bond wires and on-chip interconnects. However, not all on-chip interconnects are of 
equal importance to the performance of the IC. Local wires connect gates and cells within 
blocks. These wires get shorter with scaling and since the total resistance is dominated by 
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the resistance of the driver, the local wire’s resistance does not matter much [42]. Global 
wires connect different blocks together and do not scale down when devices get smaller. 
As the driver resistance is smaller than the global wire resistance and since global wires 
are routed in top metal levels with big cross-sections, transmission line models need to be 
considered.    
In this chapter, after reviewing transmission line theory, we show that for GSI appli-
cations, a quasi-TEM approximation is valid up to about 2 THz. Therefore, every on-chip 
interconnect in its most general form can be considered as a frequency-dependent distrib-
uted circuit that can be modeled by using the phasor analysis technique. This technique 
will be used to develop a new formula for the bit-rate limit of interconnects. Finally, the 
bit-rate limit of metal-clad polymer pins is studied. 
3.2 Transmission Line as a Distributed Circuit 
A transmission line is an electromagnetic guiding system for the efficient point-to-point 
transmission of electronic signals (information) and power. Transmission lines have been 
used in different types of electronic systems with a wide range of frequencies and appli-
cations. For on-chip interconnect modeling, in the past, rc tree models have been 
generally used. The signal delay through rc trees was often estimated using a form of the 
Elmore delay [43], which provided a dominant time constant approximation for mono-
tonic step responses. At relatively higher signal speeds, the electrical length of the 
interconnect becomes a significant fraction of the operating wavelength. Consequently, 
the conventional lumped impedance interconnect models become inadequate, and trans-
mission line models based on a quasi-transverse electromagnetic model (TEM) 
approximation are needed.  
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3.2.1 Transmission Line Model 
The transmission line model can accurately describe the behavior of signal propagation 
along a line if the cross-section dimensions of the guiding structure are much smaller than 
the lowest characteristic wavelength of the signals propagating along the line. A distrib-
uted circuit model of the interconnections matches the circuit character of the overall 
electrical system [44, 45]. The inductance parameter l represents the series (loop) induc-
tance per unit length of the line, and the capacitance parameter c represents the shunt 
capacitance per unit length between the two conductors. To represent line losses, the 
resistance parameter r is defined for the series resistance per unit length due to the finite 
conductivity of both conductors, while the conductance parameter g gives the shunt 
conductance per unit length of line due to dielectric loss in the material surrounding the 
conductors. The r, l, g, and c transmission line parameters of a configuration shown in 
Figure 3.1 can be derived in terms of the electric and magnetic field quantities by relating 
the corresponding energy stored and dissipated as: 
 *2 . [ ]
S
l ds H m
I
μ
= ∫H H  (3.1) 
 *2 . [ ]
S
c ds F m
V
ε









= Ω∫ H H  (3.3) 
 *2
tan . [ ]
S
g ds S m
V
ωε δ
= ∫E E  (3.4) 
where E and H are the electric and magnetic field vectors in phasor form, and “*” 
denotes the complex conjugate operation, rs ( fπμρ= ) is the surface resistance of the 
conductors, ε is the permittivity and tanδ is the loss tangent of the dielectric material 
surrounding the conductors, C1+C2, the line integration in (3.3), is along the contours 
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enclosing the two conductors, and S is the area enclosed by these two contours (all cross-




μ ∂∇× = −
∂
HE  (3.5) 
 
t
ε ∂∇× = +
∂
EH J  (3.6) 
3.2.1.1 Ideal Lossless Transmission Line 
We shall assume that the line is ideal if (a) the two parallel conductors, which are made 
of arbitrary cross-sections with parallel generators (Figure 3.1), are made of a fictitious 
metal that is a perfect conductor (ρ→0); (b) the unbounded medium between the conduc-
tors is a vacuum, or a perfect dielectric. A perfect dielectric has a relative permittivity 
0( )rε ε ε= and a relative permeability 0( )rμ μ μ= , neither of which needs to be unity, but 
 
Figure 3.1: Physical structure of a transmission line. 
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which produces no dielectric or magnetic loss. Hence for a lossless transmission line, the 
boundary conditions imposed by Maxwell’s equations will be as E is perpendicular to the 
surface of the conductor and H is tangential to the surface of the conductor which means 
that E and H have no component in the z direction (TEM mode) [46]. From the z compo-
nent in equation (3.5) (i.e. 0zH = ), the following expression is obtained for the electric 
field: 




∇× = + =
∂ ∂
E k  (3.7) 
which means there is an equivalent for the electrostatic potential in the plane orthogonal 




( ) [ ]tv z d V= ⋅∫E l  (3.8) 
where the path of integration is arbitrary between conductors 1 and 2 as shown in Figure 
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where, ˆd d×= k lσ  as shown in Figure 3.1. As μB = H using the definition of inductance 








  38   
where i is the current in any one of the conductors in the direction of propagation. 
Similarly, the current in one of the conductors can be obtained from the usual defini-
tion of magnetostatics. Assuming that current density is only non-zero inside the 
conductor and it is only in the direction of propagation, (3.6) will be written as 




∇× = + =
∂ ∂


















 ti d= ⋅∫ H l . (3.16) 
And since, εD = E  
 y x y x
D Di dx dy D dx D dy d
z t t t t
∂ ∂∂ ∂ ∂
= − − = − − + = − ⋅
∂ ∂ ∂ ∂ ∂∫ ∫ ∫D σ  (3.17) 
Using the definition of capacitance per unit length as (3.2), the second Telegrapher’s 







Equations (3.12) and (3.18) can be represented by a distributed lc circuit, as shown in 
Figure 3.2. These equations represent a wave equation for voltage and current with the 
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Using either (3.12) or (3.18), the relation between current and voltage amplitudes will be: 
 0 0 0V = Z I
± ±± , (3.21) 
where Z0 is defined as characteristic impedance:  
 0Z [ ]
l
c
= Ω  (3.22) 
On the other hand, γ  gives the velocity of propagation: 
 p




= =  (3.23) 
3.2.1.2 Lossy Transmission Line 
Real conductors and dielectrics will show losses because of finite conductivity and 
resistivity, respectively. In this case, the conditions enumerated in the previous section 
are no longer valid. However, if losses are small, it is still possible to find an approximate 




0z = z z dz+
( )i z ( )i z dz+




Figure 3.2: Distributed lc representation of Telegrapher’s equation for a 
lossless transmission line. 
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obtained from a perturbation of the solution for the TEM model, it is called the quasi-
TEM model and the Telegrapher’s equation will be 












where r [ ]mΩ  and g [ ]S m are per-unit-length longitudinal resistance and transverse 
conductance of the line, respectively. The values of r and g are obtained from a static 
analysis of the cross-section; therefore they are independent of frequency.  
The parameter r represents the per-unit-length voltage drop resulting from the con-
ductor ohmic losses when a constant unitary current is flowing in one conductor and 
returning via the other. The parameter g represents the per-unit-length transverse current 
due to the embedded medium losses when a constant unitary voltage is applied between 
the two conductors. In fact, 2 212 ( )ri gv+  represents the per-unit-length power dissipated 
along the guiding structure.  
The following important properties hold for transmission lines surrounded by ho-
mogeneous media: 
 lc με=  (3.26) 
 gl μσ=  (3.27) 
where σ is the electrical conductivity of the embedding medium.  








where ω is the phasor wave frequency and ν is 
 12 ( ) [1 sec]
r g
l c
ν = −  (3.29) 
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As phase velocity vph depends upon the frequency, any non-sinusoidal signal is propa-
gated with distortion. Therefore, a lossy two-conductor transmission line is dispersive for 
0ν ≠ . A lossy transmission line will be dispersionless if and only if 
 0 , , r gthat is
l c
ν = =  (3.31) 
which is known as the Heaviside condition and has been important for telegraphy [47]. 
3.2.1.3 Transmission Line with Frequency-Dependent Parameters 
Interconnections in today’s processor chips can be as long as 30 mm, operating up to 
several GHz rates. Studies show that the rlcg model is not valid for high frequencies [48]. 
Among the most dominant corrections for high frequencies is that resistance and induc-
tance (in the most general form) should be considered frequency-dependent components. 
In the most general from, in the absence of distributed sources, a transmission line can be 
modeled in the Laplace domain with impedance and admittance per-unit-length z(s) and 






= . (3.32) 
and the propagation operator is 
 ( ) ( )( ) z s y ss eγ −= . (3.33) 
The per-unit-length impedance and admittance functions depend on the electromag-
netic behavior of the guiding structure modeled by the transmission line. Evaluated along 
the imaginary axis of the s-plane, z(jω) and y(jω) describe the electrical behavior of the 
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line in the frequency domain. In the quasi-TEM approximation there are two reasons why 
the line parameters depend on the frequency, and they are profoundly different in nature. 
The line parameters r, l, c, and g depend on both the time dispersion of the materials and 
the transverse distribution of the electromagnetic field. Because of losses in the dielectric 
and the conductors, the transverse distribution of the electromagnetic field varies as the 
frequency varies, and hence the parameters r, l, c, and g also vary [49]. 
When the quasi-TEM hypothesis is no longer satisfied, the transmission line model 
can still be applied. In an ideal guiding structure, the behavior of each higher propagation 
mode (TE or TM) can be described in terms of an equivalent transmission line whose 
parameters l and c are frequency dependent and can be obtained by solving Maxwell’s 
equations. In the most general case of an open lossy interconnection with a nonhomoge-
neous dielectric, operating at high frequencies, an equivalent frequency-dependent 
transmission line model can still be found by using a full-wave approach [15, 50].  
In general, the expression of y(jω), and hence of y(s), depends on the actual geome-
try and material properties of the guiding structure modeled by the line. However, for all 
cases of interest, the asymptotic expression of y(s) is of the type 
 ( ) ( ) ( )rs sc g y sγ ∞= + +  (3.34) 
where the term sc g∞ +  represents the loading term of the admittance for s → ∞ , and the 
remainder ( )ry s  at infinity may be expressed through a Taylor series in terms of 
1s−  and 
hence has the following asymptotic behavior: 
 1( ) ( )ry s O s for s
−≈ → ∞  (3.34) 
In general, the behavior of per-unit-length impedance z(jω) can be described by as-
suming that the transmission line is made by two identical conductors and that the 
distance between the conductors is much larger than their transverse dimensions. In this 
case the per-unit-length impedance may be expressed as 
 ( ) 2 ( )s ez j z j j lω ω ω= +  (3.35) 
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where el  is the per-unit-length external self-impedance and ( )sz jω  is the per-unit-length 
surface impedance of the  single conductor [51]. At high frequencies the electromagnetic 
field and current density are confined at the surface to a layer of thickness equal to a few 
skin depths, which is introduced as 
 ( ) 2δ ω ωμσ=  (3.36) 
In this case, an approximate expression for the surface impedance is given by 
 12( ) ( )s dcz j r K jω ω= +  (3.37) 
where 2dcr  is the per-unit-length dc longitudinal resistance of the single conductor and 
K is a constant depending on the geometry and the physical parameters of the conductors. 
Although the actual frequency behavior of the per-unit-length impedance is much 
more complicated, for all cases of interest, the asymptotic expression of z(s) is of the type 
 ( ) ( )dc rz s r K s sl z s∞= + + +  (3.34) 
where the term dcr sl K s∞+ +  represents the loading term of the impedance for s → ∞ , 
and the remainder ( )rz s  at infinity may be expressed through a Laurent series in terms of 
1 s  and hence has the following asymptotic behavior [47, 49]: 
 1/ 2( ) ( )rz s O s for s
−≈ → ∞  (3.34) 
3.2.2 Validity of Distributed Model 
The quasi-TEM model was derived using several assumptions about the propagating 
fields. The finite conductivity will generate a longitudinal electric field due to Ohm’s 
law. The skin effect will cause an increase in resistance and a decrease in inductance for 
high frequencies. All these effects may lead to deviations from pure TEM wave propaga-
tion and therefore make the electrical models derived from it invalid. In cases in which 
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the losses are very significant the quasi-TEM assumptions will be invalid and a full-wave 
analysis is necessary for analyzing signal transmission. 
The analysis is based on the condition that the longitudinal electric and magnetic 
fields are much smaller than their transverse components, but on a spatial average rather 
than on a point-to-point basis [52]. Assuming that the conductivity of the surrounding 








where w[ ]m  is the cross-section of interconnects and (r)ε  is the spatial average of 
permittivity. For VLSI applications, (r)ε  is close to the permittivity of SiO2 ≈ 35.4 
pF/m. If we take 10 μm as a typical maximum value for the cross-sectional dimensions of 
interconnects, the validity of the quasi-TEM model holds for signal frequencies such that: 
  131.5 10 rad/s 2.4THzω ⋅ =  (3.36) 
which is beyond significant frequencies of digital signals in integrated circuits. So, the 
quasi-TEM model is clearly applicable in these cases. In the previous chapter we showed 
that at room temperature anomalous skin effect will appear at frequencies around 200 
GHz, therefore quasi-TEM assumptions are valid even for the anomalous skin effect 
region.  
3.3 Phasor Analysis 
Consider a transmission line with length x excited with arbitrary input vs through a source 
impedance Zs and terminated with a load impedance Zl, as shown in Figure 3.3. A general 
transmission line can be considered a distributed zy (in contrast with distributed rlc), 
where z(s) is the impedance per unit length and y(s) is the admittance per unit length of 
the line as shown in Figure 3.4. The Telegrapher’s equations will be 
 
  45   












Assuming v0 is the voltage at point x=0, the voltage that is traveling in the positive 
direction of x can be written as 
 ( )0( , ) ( )
s xv x s v s e γ−=  (3.39) 
Where the propagation constant γ  is  
 ( ) ( ) ( )s z s y sγ =  (3.40) 
The phasor representation of the input signal can be written as 
 0
0
( ) Re jn ts n
n
v t e ω
∞
=
⎡ ⎤= ⎢ ⎥⎣ ⎦
∑ v  (3.41) 
while the voltage along the line at arbitrary position x and time t can be written as 
 0
0
( , ) Re ( ) jn t
n
v x t x e ω
∞
=
⎡ ⎤= ⎢ ⎥⎣ ⎦
















Figure 3.3: Transmission line structure used in “phasor analysis” 
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For a semi-infinite line the phasor voltage at x=0 can be written as 
 1(0) n nk=nV v  (3.43) 







( ) ( )n
s jn
Z sk





and characteristic impedance of the line, 0 ( )Z s  is  
 0 ( ) ( ) ( )Z s z s y s=  (3.45) 
Using (3.39) the phasor voltage at x will be written as 
 1( ) n
x
n n nx k e




( )n s jns ωγ γ ==  (3.47) 
For a finite line, the reflections at both ends should be considered. As shown in Fig-













Figure 3.4: General equivalent circuit of a distributed transmission line. 
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Figure 3.5: Reflections from source and load. 
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The proposed “phasor analysis” approach is validated by SPICE simulation. Two 
different test cases are considered. The results of the voltage at the beginning and at the 
end of the line are shown in Figure 3.6. 
Test case 1 (Figure 3.6.a): 
z r sl= + , y g sc= + , 16.7 [ / ]r mm= Ω , 72.1 10 [ / ]l H mm−= × , 0g =  
and 102.1 10 [ / ]c F mm−= × . Total length of the line: 10linel mm=  
Test case 2 (Figure 3.6.b): 
z r sl= + , y g sc= + , 10 [ / ]r mm= Ω , 74.41 10 [ / ]l H mm−= × , 0g =  
and 101 10 [ / ]c F mm−= × . Total length of the line: 10linel mm=  
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Figure 3.6: Comparing SPICE simulations (solid line) with results of phasor 
analysis (circles) for two different cases at x=0 and x=10 mm. 
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3.4 Delay Calculations of Electrical Interconnects Considering ASE 
In this section the impact of ASE on the performance of a digital transmission line for the 
structure shown in Figure 3.7 is studied. The goal is to show how much the delay of the 
line changes for wires with different widths (w). By defining resistivity as in (2.32), the 
dependency of resistivity versus wire dimension and frequency of operation can be 
written as  
 )( 10 fb ααρρ +=  (3.52) 
where f is the frequency of operation. The symbols α0 and α1 0.5[sec ] are coefficients 
which both depend on the wire dimension. Surface scattering, which increases resistivity 
at low frequencies, determines the dependency of α0 to the wire dimension, while the 
anomalous skin effect determines the value of α1. Table 3.1 shows α0 and α1 for different 







Figure 3.7: Structure that is chosen for the case study, wire with unity aspect 
ratio above a ground plane. 
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The delay of a line using bulk resistivity (ρb) is called T0 and the delay considering 
the anomalous skin effect using (41) is called T. The percentage increase in the delay 
caused by the anomalous skin effect for a 1-mm long wire is shown in Figure 3.8. It is 
also compared with the relative increase in the delay by only considering the skin effect. 
It can be followed that for a line in the RC region (region 1), delay is mostly increased by 
the low-frequency component of the resistivity because of surface scattering. And for a 
line in the RLC region (region 3), as delay is almost time-of-flight (TOF), there is no 
change in the delay caused by resistivity increase, while at the region between the RC and 
RLC regions (region 2), the difference between the surface scattering and skin effect with 
the ASE is considerable. The anomalous skin effect shows a 20% increase in the delay of 
a 1-mm length of the wire, while this could be larger for longer wires (at w=500nm in 
Figure 3.8). For a 1-mm interconnect, wires thinner than 100 nm are in the RC region and 
 
Table 3.1: Values of α0 and α1 for a copper line with p = 0.5. x20G-ASE ,  x20G-SE 
and x′20G are the length at which the bit-rate limit of a wire is 20Gb/sec for 










10 2.64 1.4e-8 0.0077 0.0121 0.0231 
20 1.71 1.8e-8 0.018 0.0232 0.0452 
50 1.33 4e-7 0.048 0.0555 0.115 
100 1.08 8e-7 0.104 0.109 0.231 
500 1 3e-6 0.523 0.541 1.154 
1000 1 6e-6 1.03 1.11 2.31 
2000 1 1.2e-5 2.017 2.44 4.43 
5000 1 3e-5 4.977 7.686 11.56 
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those thicker than 1 μm are in the RLC region. The border between these regions depends 
on the length of the wire. 
3.5 Bit-Rate Limit of Electrical Interconnects 
The advance of modern IC processes has supported increasing bit rates in many applica-
tions, such as hard disk drives and optical networking. The reduced feature size of new 
generations of IC technology drives the improvement of the high-frequency performance 
of transistors and passive elements, but at the same time requires a reduction of supply 
voltages. This poses significant challenges to the design of high-frequency building 
blocks. Therefore, more than ever, it is necessary to have an accurate model for the bit-





Figure 3.8: Comparison between relative increases in the delay of a 1 mm long wire 
versus wire width, caused by the anomalous skin effect and skin effect. 
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In this section, after introducing a normalization technique, previous bit-rate models 
(low-loss approximation) are studied. Compact models are presented for the bit-rate limit 
of transmission lines using a general form of resistance that for the first time simultane-
ously considers dc resistance, skin effect, and surface scattering. A conventional low-loss 
approximation that is only valid for fast rising signals is also relaxed. In contrast to 
previous models, it is shown that the bit-rate limit of a transmission line is not scale-
invariant. It is also shown that the error of previous models is large if the bit-rate limit is 
not considerably larger than the reciprocal time-of-flight. 
3.5.1 Normalization 
In this section, parameters that are used to describe transmission lines are intro-
duced. It is also shown how these parameters can be normalized to simplify equations. 
Using the argument that we made at the end of Section 2.5 and Section 3.2.1.3, the 
resistance per unit length of a wire in the Laplace domain can be written as 
 ( ) [ ]s r r s m′= + Ωr  (3.53) 
Hence, through this chapter, an lcrr ′ line represents an lcr , where r  and r ′  relate 
to the resistance per unit length of a wire (r ), as shown in (3.53), and l and c are induc-
tance and capacitance per unit length of the wire. Normalizing an lcrr ′  line to a line with 
unity time-of-flight (TF) and characteristic impedance makes the equations shorter and 
simpler, and makes the comparisons easier. 
Suppose an lcrr ′  line with length x is driven by a source that has an impedance of 
Rs+sLs and is terminated by a load capacitance Cl. The concepts that are used for the 
normalization are as follows: 
i) An lcrr ′ line with length x, can be replaced by a ))()()(( xcxlrxxr ′  line with 
unity length. 
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ii) Multiplication of all impedances of any linear circuit by a certain value does 
not change the voltage-voltage transfer function of the system; therefore, all 
impedances can be multiplied by the reciprocal characteristic impedance of 
the line, Z0.   
iii) Finally, time-frequency duality implies that shrinking time by TF is the same 
as multiplying all frequencies by the same factor (TF).  
By using these three concepts, an lcrr ′ line with length x can be replaced by an 
11~~rr ′  line with unity length. The following relations between timing in the original and 
normalized cases, however, should be considered: 
 1 ; F
F
t t f f T
T
= =  (3.54) 
Throughout this section, all normalized parameters are marked with a tilda sign. 
Other parameters should also be normalized as 
 0
0 0 0 0
1 1; ; ; ;s s s s l l
F F F
Z x xR R L L C C r r r r
Z T Z T Z T Z
′ ′= = = = =  (3.55) 
where clZ =0  is the characteristic impedance of the line. 
3.5.2 Bit-rate Limit Model Neglecting DC Resistance with Low-Loss 
Approximation (Previous Models) 
In this section, the bit-rate limit of an ideally terminated normalized line is calcu-
lated using the approximations used in previous models [16-18]. This brief review 
highlights the advantages of the new models presented in the next sections. The ideal 
matching is when a transmission line is terminated by a similar line with infinite length. 
Hence, assuming 0~~ == ss LR , the step response at the end of a normalized line is 
 ))~'~(exp(1)( rsrss
s
sv ++−=  (3.56) 
 
  55   








⎧ +−= − ))'~(exp(1)~( 1 srss
s
Ltv  (3.57) 
Since the inverse Laplace transform of (3.56) is complicated, the following binomial 
approximation (low-loss approximation) is conventionally used: 
 srssrss '~2
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Figure 3.9: Step response in normalized time for 1'~ =r  (a) is the exact solution 
of (3.57) and (b) is the conventional low-loss approximation as (3.60). 
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where erfc(.) is the complementary error function. 
By knowing the step response, the eye opening can be written as 2s(T)-1, where s(t) 
is the step response and T is the symbol time [17] (for instance, the symbol time T0.8 is 
defined as s(TF+T0.8)=0.8). Therefore, for an eye opening of 60%, s(T) should be equal to 
0.8. Solving (3.58), gives 
 28.0%60 '~52.01
~ −== rTB  (3.61) 
Rewriting the results of [16-18] in the normalized form yields a bit-rate formula that 
is the same as in (3.61). However, equation (3.61) underestimates the bit-rate limit of a 
wire. In Figure 3.9, the solution of (3.60) is compared with the exact solution of (3.57) 
when 1'~ =r . The approximation used in (3.60) predicts T0.8=1.9475, while the actual 
solution of (3.57) is T0.8=1.0853 (80% underestimation in the bit-rate limit).    
3.5.3 Bit-Rate Limit Model Neglecting DC Resistance and Relaxing Low-Loss 
Approximation (New Model) 
Previous models were based on the low-loss approximation used in (3.58). As shown in 
Figure 3.10, the error of using (3.61) is small if 1'~ <<sr , which is valid if only high-
frequency components of the signal are important. This occurs when signal rise time is 
small. Therefore, for a line with a certain length, this approximation fails if the wire 
cross-sectional area is too small. 
The approximation in (3.58) fails when s is small (or when t~  is large). For the region 


















Ltv  (3.62) 
which yields  
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 4/3~
8.2
'~1)~( −−= trtv . (3.63) 
By solving (3.63) for an eye opening of 60%, we have 
 3/2%60 '~45.0
~ −= rB  (3.64) 
Considering that (3.60) and (3.63) are the solutions for fast and slow lines, respectively, it 
can be heuristically deduced that the summation of reciprocal delays for these two cases 
will sum up into the delay that is valid for all regions. Therefore, the general formula for 
the bit rate is the summation of (3.61) and (3.64), and by de-normalizing the solution, the 
maximum bit rate of a wire for an eye opening of 60%, neglecting dc resistance, is found 
as  
 1 2 2/360% (0.52 ' 0.45 ' )FB T r r























Figure 3.10: Two asymptotic solutions for fast and slow transmission lines. 
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In Figure 3.11, the normalized bit-rate limit is plotted versus '~r . The differences be-
tween (3.61) and (3.65) show that the conventional bit-rate formulas –based on (3.61)– 
are just valid when the normalized bit-rate limit ( %60
~B ) is considerably larger than 1 
(equal to bit-rate limit considerably greater than reciprocal TF).  
3.5.4 Bit-Rate Limit Model Considering DC Resistance (New Model) 
In all previous classical works on wire bit rate, the dc resistance of the wire has been 
neglected.  In this section, the wire bit-rate limit is modeled, while the resistance per unit 
length of the wire is in its most general form as (3.53). Again, as was discussed in Section 















Figure 3.11: Normalized bit-rate limit vs. '~r , neglecting dc resistance. 
(b) is the conventional scale-invariant relation shown in (3.61), (a) is the 
formula written in (3.65) and dot points are results of solving (3.57) 
numerically 
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The step response in the normalized notation is as (3.56).  Two new variables, B and D, 
are defined as 
 2 21 ' '( ) ; ( )2 2 2
r rB D r= = −  (3.66) 
By using the Taylor series expansion of (3.56) around ∞=s , the step response in the 



































If D = 0, which means 
 ( )22'~~ rr =  (3.69) 
then all ai’s (for 1≥i  ) are equal to zero and (3.67) can be simplified to 
 Bsseessv
21)( −−=  (3.70) 























Berfctv  (3.71) 
which is the same as (3.60). This shows that (3.60), which was the low-loss approxima-
tion (used in [16-18]) for the step response of a wire with zero dc resistance (and 
suffering from underestimation shown in Figure 3.10), is the exact solution of a wire 
when condition (3.69) is satisfied. For a wire with a rectangular cross-section the condi-
tion in (3.69) occurs when  
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 με02ZaR =  (3.72) 
where aR = t/w is the aspect ratio of the wire. For the configuration shown in Figure 3.12, 
when d=t, (3.72) occurs around aR ≈ 0.3. 
Again, finding the rigorous solution of (3.67) in the time domain is too complicated, 
but by knowing the solution of (3.67) in two cases ((3.61) and (3.65)), the bit-rate limit 
formula for any wire in its most general form is written as 
 1 2 2/3 2 360% 1 2( ' ' (1 4 ' ) )FB T k r k r rr
− − − −= + −  (3.73) 
where k1 and k2 are constants determined by the desired eye opening. For the eye opening 
of 60%, k1=0.52 and k2=0.45. For 0'~ =r  (3.73) simplifies to (3.65) and for 2)2/'~(~ rr =  it 
simplifies to (3.61) and also matches with the exact solution of (3.67) when 
2)2/'~(~0 rr << . Comparing (3.73) with (3.61) shows that for 2)2/'~(~ rr < , (3.61), the 
low-loss approximation for the bit rate, underestimates the bit rate of the transmission 
line, and for 2)2/'~(~ rr > , (3.61) overestimates the bit-rate of the transmission line. The 
condition 2)2/'~(~0 rr <<  for the structure shown in Figure 3.12, occurs when 
με02ZaR <  and 
2)2/'~(~ rr >  occurs when με02ZaR > . 
Previous models suggest that the bit-rate limit is proportional to the A/x2 [16, 17] or 
P/x2 [18], where A and P are the cross-sectional area and perimeter of the wire. Accord-





Figure 3.12: Wire above the ground plane structure that is chosen for 
the case study. εr is chosen to be 3.9. 
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solution given by (3.65), only the Tr 2'~ term is scale-invariant and the other term 
Tr 3/2'~ changes if all dimensions scale proportionally. Therefore, the bit-rate limit of 
wires is scale-invariant only if the first term in (3.65) is dominant. In other words, only 
when the bit-rate limit is much larger than the reciprocal TF does scaling all dimensions 
not affect the bit-rate limit. 
3.5.5 Impact of ASE on the Bit-Rate Limit of Electrical Interconnects  
Generality is one of the advantages of this new model. Equation (3.73) can be used to 
find the bit rate of any transmission line whose resistive component changes by fre-
quency as described by (3.53) including the anomalous skin effect (ASE). As we 
discussed in Section 3.4, the resistivity per unit length of a wire with the structure shown 
in Figure 3.7 can be written as (3.52) with parameters given in Table 3.1 (on page 51). In 
this table, x20G is the length at which the bit-rate limit of a wire is 20 Gb/sec. Also, x20G-
ASE and x20G-SE, respectively, are the exact solution of x20G considering ASE and the skin 
effect, while x′20G is the conventional low-loss approximation of x20G based on (3.61). As 
was studied in the previous section, x′20G overestimates x20G, because aR=1. The differ-
ence between x20G-ASE and x20G-SE, at small wire sizes, is mainly due to the increase in the 
dc resistance resulting from the surface scattering. 
3.5.6 Bit-Rate Limit of Metal Clad Polymer Pins  
According to the International Technology Roadmap for Semiconductors (ITRS), high-
performance chips at the 18 nm generation will dissipate 200 W, consume greater than 
300 A of supply current, and require chip-to-substrate clock frequencies greater than 80 
GHz [7]. Chip input/output (I/O) interconnects provide the mechanical interconnection 
between the die and the package substrate or between dice that are in a 3D stack. At such 
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high power dissipations, it is critical to have high-density electrical I/O interconnects to 
minimize on-chip IR drop across the global power distribution network. With respect to 
signaling, an inadequate number of electrical signal I/Os limit the aggregate off-chip 
bandwidth, while losses due to the organic substrate and impedance mismatches and 
crosstalk are exacerbated as off-chip bandwidth per channel increases and the signal 
noise budget decreases. 
A promising solution to the above needs is the use of wafer-level batch processing 
to fabricate mechanically compliant and high-density electrical and optical I/O intercon-
nects. The fabrication, assembly, and basic testing of optical and dual-mode electrical-
optical polymer pin I/O interconnects is described in [53]. Low loss microscopic polymer 
pins that are compatible with electrical solder bump fabrication provide optical I/O 
interconnects. Moreover, dual-mode I/Os are possible by using metal-coated polymer 
pins that provide both an electrical and optical path between the chip and the substrate. 
There is a trade-off between the electrical and mechanical compliance of the dual-mode 
pins. To understand this trade-off, the minimum thickness of metal needed to enable each 
I/O to operate at its electrical bit-rate limit needs to be studied.  
In this section, we derive the minimum thickness of metal needed on a polymer pin 
to operate at the maximum bit-rate limit. This is important to maximize the mechanical 
compliance of the I/Os. SEM images of polymer pins are shown in Figure 3.13. This 
figure shows the pitch between two adjacent shells, D, the length of the polymer pins, x, 
the outer radius of pins, r2, and the thickness of metal coating, t. The capacitance and 
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where μ is the magnetic permeability and ε is the electric permittivity. Therefore, the 
characteristic impedance of the interconnect is   
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 10 2
1 cosh ( 2 )Z D rμ
π ε
−=  (3.75) 
The resistance per unit length of the wire can be written as (3.35). Assuming that 
the bit-rate limit of the pins is fast enough, the dc term can be neglected when compared 














⎫′ = ⎪ ′⇒ =⎬
⎪= ⎭
 (3.76) 
where σ is the electrical conductivity and δ is the skin depth. Using (3.55) and (3.61) the 
normalized bit-rate limit for a 60% eye opening, assuming low-loss approximations, can 
















Figure 3.13: SEM images of polymer pins. The pitch between two adjacent 
shells, D, the length of the polymer pins, x, the outer radius of pins, r2, and 
the thickness of metal coating, t, are shown  
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The low-loss approximation is valid when the normalized bit-rate limit is larger than one 
( 1~ >B ). Multiplying the normalized bit rate limit by the time-of-flight, and assuming that 
D/2r2=2.5, the bit-rate limit can be reduced to 
 
2 21 2
1860% 2 2 2
60%
(cosh ( 2 ))0.52 2.45 10
F
D rB r rB x xT π ρε
− ⎛ ⎞ ⎛ ⎞= = ⋅ = ×⎜ ⎟ ⎜ ⎟
⎝ ⎠ ⎝ ⎠
 (3.78) 
Therefore, in order for the I/Os to attain a bit-rate limit in the GHz region, the maximum 
aspect ratio of the pin (length to radius) should be on the order of 10,000, which is 
approximately three orders of magnitude larger than what is possible to fabricate and 
needed for our application. As such, the I/O interconnects under consideration do not 
impose any limitations on the signal bandwidth. Figure 3.14 illustrates the region of 
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Figure 3.14: Illustrates the region of validity for the low-loss approximation 
and the bit-rate limit line at 10, 30 and 100 GHz. 
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Figure 3.15 is a plot of the bit-rate limit versus wire radius for different metal thicknesses 
(t). We chose two different scenarios. In the first, the metal thickness remains constant 
for different wire radii, and in the second, it remains a fraction of the wire’s radius 
(t/r2=1, 0.5, 0.2, 0.1). The solid line is the low-loss approximation, as in (3.78), where 
2x r  is constant and therefore the bit rate is independent of metal thickness. The dashed 
line set describes the case where t/r2 remains constant. Finally, the dotted line set is for 
constant metal thicknesses (results of solving (3.57)). In the above analysis, it was 
assumed that 2x r =200 and 22D r =1.5. Clearly, for aspect ratios less than 200 
( 2 200x r < ), the low-loss approximation is valid for I/Os with metal thicknesses as low 





























t = 30 nm 
t = 20 nm 






Figure 3.15: Bit-rate limit vs. wire dimension for different metal thick-
nesses, compared with the low-loss approximation (solid line). 
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2x r  and is less dependent on the ratio of 2D r . From the above analysis, a 50-nm thick 
metal film is the minimum thickness needed to ensure operation at the bit-rate limit of the 
interconnects. However, to ensure good assembly and joining to solder, where the 
thickness of the inter-metallic compound (IMC) between solder and copper can be 200-
500 nm thick, the thickness of the conductor must be at least one order of magnitude 
larger. Thus, it is clear that in high-frequency signaling, the dual-mode pins will not 
impose a bottleneck, as they will operate up to their bit-rate limit. 
3.5.7 Conclusions  
A distributed model based on the quasi-TEM approximation is derived using several 
assumptions about the propagation of the fields. Analysis shows that these assumptions 
will be valid if the longitudinal electric and magnetic fields are much smaller than their 
transverse components. For on-chip GSI applications, the quasi-TEM model holds for 
signal frequencies up to 2.4 THz. Therefore, an interconnect in its most general form can 
be represented by a distributed zy. A phasor analysis technique is developed to model a 
transmission line with general z and y and to study the impact of size effects and ASE on 
the delay and bit-rate limit of copper interconnects. 
The delay analysis shows that for different wire sizes, three regions can be defined. 
In region 1, the delay is much larger than time-of-flight; therefore, only the low-
frequency component of the resistivity is important. This means that the main reason for 
the increase in the delay is surface scattering. In region 3, the delay is time-of-flight, even 
by increasing the resistance by ASE. Region 2 is the region between regions 1 and 3 in 
which the results of the ASE are slightly different from the results of considering the 
surface scattering and skin effect separately. Generally, for delay calculation of on-chip 
interconnects ASE can be neglected.   
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Compact models are presented for the bit-rate limit of a transmission line wherein 
resistance is written as the summation of dc resistance and frequency-dependent resis-
tance. Skin effect, surface scattering, and dc resistance are hence considered 
simultaneously. Using a normalization method, it is shown that all equations can be 
written in terms of dc and ac resistances. The bit-rate limit is then identified neglecting dc 
resistance without making the low-loss approximation that the previous models have 
used, showing that the previous models underestimate the bit-rate limit by 80% [19] 
(when bit-rate limit is around the reciprocal time-of-flight.) In contrast to the previous 
models, it is shown that the bit-rate limit of a strip line remains constant with scaling of 
its physical dimensions only if it has an aspect ratio of 0.3. Neglecting the secondary 
effects such as surface scattering, down-scaling the dimensions of a strip line increases its 
bit-rate limit if its aspect ratio is smaller than 0.3, and increases its bit-rate limit if its 
aspect ratio is larger than 0.3. It is shown that for on-chip interconnects with bit-rate 
limits over 20 GHz, the ASE should be considered.  
The dual-mode electrical-optical polymer pin is one of the promising candidates for 
chip input/output interconnects. The formula for the bit-rate limit of interconnects is used 
to study the trade-off between the electrical and mechanical compliance of the dual-mode 
metal clad polymer pins. It is shown that the minimum metal thickness needed to ensure 
operation at the bit-rate limit of interconnects is 50 nm, which is about one order of 
magnitude less than what is needed to ensure good assembly and joining to the solder. 
Thus, in high-frequency signaling, the dual-mode pins will not impose a bottleneck, as 
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CHAPTER 4 





Some of the most significant limitations for gigascale integration (GSI) are posed by 
interconnect networks [3]. The performance of interconnects, unlike transistors, does not 
improve by miniaturization. Reverse scaling in the multi-level interconnect network is 
used to ease this problem and to satisfy the set of performance requirements [54]. About a 
decade ago, copper replaced aluminum as an advanced metallization solution [5]. Besides 
higher conductivity, copper interconnects offer good mechanical strength, a higher 
melting point, and better electromigration performance [5, 55]. The mean free path of the 
electrons for copper at room temperature is about 40 nm. As wire dimensions and grain 
size become comparable to the mean free path of the electrons, resistivity increases 
because of surface scattering, grain boundary scattering, and surface roughness. The 2006 
ITRS projects that for the year 2020, interconnects will be as narrow as 14 nm and the 
resistivity of minimum-size interconnects will be more than four times larger than the 
bulk resistivity [56].  
Size effects have been the subject of many studies in the past [28, 38, 57-59], and 
currently many research groups are investigating techniques that can potentially mitigate 
size effects to improve copper conductivity for future technology generations.  It has been 
shown that size effects exacerbate the thermal problems that multi-level interconnect 
networks face because of scaling [60]. The impact of wire resistivity on dynamic system 
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level performance has been studied using a ring oscillator [61]. These results show that 
wire resistance determines the circuit performance only when it contributes 10% or more 
to the total delay of one stage of the ring, and the wire capacitance plays a greater role in 
circuit performance.    
However, a multi-level interconnect network consists of interconnects with a wide 
range of lengths that are routed in metal levels with different pitches and thicknesses.  
The impact of size effects on the design of multi-level interconnect networks has not been 
studied, and it is not clear how much overall chip performance will be degraded as a 
result of size effects. Such quantitative analyses can be very helpful for any kind of 
cost/performance analysis for various size-effect mitigation techniques.   
Historically, utilizing more metal levels has been a solution to interconnect prob-
lems [62]. In this chapter, after a brief review of two different design paradigms for high-
performance and low-cost designs, a multi-level interconnect network is designed con-
sidering surface and grain boundary scatterings.  The results are then compared with a 
hypothetical case in which size effects do not exist to quantify the impact of size effects 
on the number of metal levels and chip performance. 
4.2 Mutli-level Interconnect Network Design  
To provide optimal design for a multi-level interconnect network, the wiring distribution 
model described in [63] is used. The continuous interconnect density function, i(l), is 
defined such that i(l)dl is the number of point-to-point interconnects whose length is 
l±dl/2, where l is the interconnect length normalized to the average gate pitch. Using the 
recursive application of Rent’s rule, i(l) is given as [63] 
 









Region I : 1
( ) 2 2















i l N l N l l
N l N










where Ng is the number of logic gates, Rp  is the Rent’s exponent, Rk  is the Rent’s 
coefficient, α is the fraction of sink terminals in the macrocell, and Γ is the normalizing 
factor. A gate pitch is defined as the average distance separating two gates and is equal to 
m gA N  , where mA  is the macro-cell area. 
The impact of size effects on the design and performance of multi-level intercon-
nect networks in two different design paradigms is studied. For high-performance chips, 
the wiring pitch in each metal pair can be optimized such that the longest interconnect in 
each pair meets a delay constraint (n-tier methodology), while for low-cost chips very 
few wiring pitches are normally used to avoid multiple recipes that are expensive to 
develop and maintain (two-tier methodology) [64]. 
4.2.1 N-Tier Multilevel Architecture Design 
The n-tier methodology optimally designs the wire pitch of each orthogonal pair of metal 
levels such that the longest interconnect in each level meets the given time constraints 
[54].  Using the interconnect density function (4.1), the relation between the available 
wiring area (supply) and required wiring area (demand) for each layer can be written as 
 max
min
χ ( )w m L m g
L
L
e A p A N li l dl= ∫  (4.2) 
where ew is the wiring efficiency factor, χ is the point-to-point conversion factor, and pL, 
Lmin , and Lmax are the wire pitch, the shortest, and the longest interconnect lengths on the 
levels, respectively.  In this work, following [4], it is assumed that ew =40% and χ=0.67. 
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Two adjacent levels with orthogonal metal levels are called a pair, and a tier is a collec-
tion of pairs with the same pitch. It is assumed that all the cross-sectional dimensions of 
wires are equal: w=t=s=h=p/2, where w, t, s, and h are the metal width, wire thickness, 
spacing between interconnects, and height of the inter-level dielectrics, respectively, as 
shown in Figure 4.1. 
The rc time delays of interconnects, without and with repeater insertion, are given by 
(4.3.a) and (4.3.b), respectively: 
 21.1rc rc lτ =  (4.3.a) 
 ( ) 0 01.4 0.53ζ 0.53 ζrc R C rc lτ = + +  (4.3.b) 
where r and c are resistance and capacitance per unit length of the interconnect, R0 and C0 


























# 1  
Figure 4.1: Cross-sectional view of n-tier design methodology with 
eight levels, four pairs and three tiers. 
 
  72   
optimal factor of repeater insertion, which is assumed to be 50% throughout this work 
[54]. 
Starting from the first pair of wiring levels, (4.2) and (4.3) are solved simultane-
ously to determine the minimum wiring pitch that can satisfy the time constraint for the 
longest interconnect in this pair.  If this wiring pitch is smaller than the minimum pitch 
projected by the ITRS, the ITRS minimum pitch is used, and using (4.2), the length of the 
longest interconnect is calculated.  The maximum length for Pair 1 becomes the mini-
mum length for Pair 2, and the same steps are repeated for all pairs until the longest 
interconnect in the wiring distribution is routed. This ensures that the time delay con-
straints are exactly satisfied and also that the wiring density is maximized. The timing 
constraint here is determined as crc fτ β= , while β is chosen to be 0.25 for local inter-
connects and 0.9 for longer interconnects [54]. 
4.2.2 Two-Tier Multilevel Architecture Design 
The two-tier methodology optimally designs the partition length between the tiers and the 
wiring pitch in the second tier such that for a given number of metal levels, the average 
interconnect delay is minimized. In low-cost designs, the same BEOL process is usually 
used for many applications; hence there is no information about interconnects that are 
routed in the critical path. However, the probability of interconnects with length l±dl 
being in the critical path is proportional to the number of interconnects with length l±dl. 
The average critical path delay can be written as 
 critical LDτ τ= , (4.4) 
where DL is the logic depth of the critical path and τ  is the average delay of all wires. 
Therefore by minimizing the average interconnect delay, the average critical path delay 
will be minimized.  
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The area constraint in tier 1 and 2 will be written as 
 1 1 02 χ ( )
par
w m m g
L
N e A p A N li l dl= ∫ , (4.5.a) 
 max2 22 χ ( )
par
w m m g
L
L
N e A p A N li l dl= ∫ , (4.5.b) 
where N1 and p1 are the number of metal level pairs and the wire pitch in tier 1, and N2 
and p2 are the number of metal level pairs and the wire pitch in tier 2, respectively. The 
two-tier methodology finds p2 and Lpar such that for a given number of metal pairs, N 
(=N1+ N2), τ , the average delay of all wires is minimized. 
 max
0
( ) ( )
L
l i l dlτ τ= ∫ , (4.6) 
where τ , interconnect delay, is as given in (4.3). 
4.3 Impact of Size Effects on Copper Resistivity 
The rc time delay of interconnects, as given in (4.3), is a function of resistance per unit 
length of the interconnects.  The copper resistivity for interconnects implemented in 
future technology generations will be larger than copper bulk resistivity, as wire cross-
sectional dimensions become comparable to the mean free path of electrons.  Two major 
scattering effects are surface scattering and grain boundary scattering.  The Fuchs-
Sondheimer model presented in [14] is used to model the surface scattering. In this 
model, an empirical parameter p, called the specularity parameter, is used to describe the 
fraction of electrons scattered specularly at the surface.  The resistivity of a wire with 
unity aspect ratio can be written as 






= + − , (4.7) 
 
  74   
where bρ  is the bulk resistivity, λ  is the mean free path of the elections, and w  is the 
wire width. 
The grain boundary scattering is modeled as the Mayas-Shatzkes method [65].  In 
this model, another empirical parameter R, called the reflectivity coefficient, describes 
the probability of electrons getting reflected at the grain boundaries. Based on this model, 
resistivity can be written as 
  















where D is the grain diameter. In this work, the size of the grains is assumed to be equal 
to the wire width (D=w), and empirical parameters p and R are both chosen to be 0.5 [59].  





















Figure 4.2: Copper resistivity (normalized to bulk resistivity) versus wire dimension 
considering surface scattering (dotted line), grain boundary scattering (dashed line) and 
both effects combined (solid line) compared with the ITRS projections 
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tions, is plotted in Figure 4.2 and compared with the ITRS projections for the resistivity 
of minimum-size wires. For this study the chosen values are pessimistic enough. 
4.4 Metal Interconnect Networks for High-Performance Chips 
The n-tier methodology explained in Section 4.2.1 is used in this section to design the 
interconnect network of two high-performance chips implemented in 2003 and 2018, 
which correspond to the ITRS 100 nm and 18 nm nodes (Table 4.1).  For the 18 nm node, 
it has been assumed that the chip consists of 36 macrocells such that all intra-macrocell 
signals can be transferred in one clock cycle [66].  Assuming that the inter-macrocell 
communication is through a regular network, the n-tier methodology is applied to intra-
macrocell interconnects only.   
4.4.1 Impact of Size Effects on Design of N-Tier Architecture  
The n-tier architecture is designed once, assuming there are no size effects (CASE I), and 
then the n-tier architecture is redesigned considering size effects (CASE II).  The results 
of these two designs for the 100 nm and 18 nm technology nodes are shown and com-
 
Table 4.1: Data used from ITRS for case study 
Year 2003 2018 
½ wiring pitch (nm) 120 21 
clock frequency fc (Ghz) 2.9 53.2 
chip area Am (cm2) 5.79 5.79 
number of transistors N (millions) 810 25915 
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pared in Tables 4.2 and 4.3, respectively. Interestingly, in 2018, while the resistivity for 
minimum-sized wires in CASE II is 4.4 times higher than the bulk resistivity used in 
CASE I (Figure 4.2), the designs for these two cases are not drastically different.  This is 
mainly because most interconnects that are largely affected by size effects are so short 
that their resistances do not play an important role.  This can be explained in more detail 
through Table 4.3.   
All interconnects routed in the first two pairs are so short that the minimum wire 
width meets the time constraint even when size effects are considered.  For Pair 3, the 
wire width in CASE II has to increase to compensate the larger resistivity compared to 
CASE I.  This increase, however, is quite moderate because a slight increase (9.5%) in 
wire pitch reduces the maximum length in Pair 3 by a larger percent (29%), which again 
compensates the increase in resistivity. The minimum and maximum lengths for Pair 4, 
therefore, are considerably smaller in CASE II than the ones in CASE I (29% and 34%, 
respectively), and accordingly, the required pitch is smaller. This trend continues through 
all higher pairs.  Note that in Pair 4 and above, the wire dimensions are several times 
 
Table 4.2: Results of n-tier design methodology neglecting (CASE I) and considering 
(CASE II) size effects for year 2003 (100 nm node). Lmax is normalized to the gate 
pitch (840 nm) 
 CASE I CASE II Difference 
# of pairs (Np) 4.0563 4.0812 0.6 % 
 Pitch (nm) Lmax Pitch (nm) Lmax Pitch (nm) Lmax 
pair #1 240 6 240 6 0 % 0 % 
pair #2 240 48 240 48 0 % 0 % 
pair #3 240 1495 240 1495 0 % 0 % 
pair #4 717 23888 724 21958 0.9% -8% 
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larger than the electron mean free path, and size effects are hence less severe (e.g., 
ρ /ρb=1.97 in Pair 4 and ρ /ρb=1.37 in Pair 5).    
In summary, the short interconnects in the first pair are minimum-width limited, 
and size effects do not change their design.  The increase in resistivity as a result of size 
effects requires a slightly larger wire pitch in Pair 3, which reduces the number of inter-
connects that can be routed in this pair.  The burden of this reduction in wiring density of 
Pair 3 becomes shared among all higher pairs in which size effects are less severe.  The 
increase in the number of metal levels resulting from size effects for the case study at the 
18 nm node will be 0.4 pairs (6.7%).  
Throughout this work Rent’s exponent, Rp , and Rent’s coefficient, Rk , are chosen as 
0.55 and 4, respectively [67]. Although the wiring distribution and therefore the required 
number of metal levels depends on Rent’s parameters, the difference between the total 
number of metal levels in CASE I and CASE II does not depend on Rent’s parameters. 
The increase in the number of metal levels in CASE II (relative to CASE I) for different 
 
Table 4.3: Results of n-tier design methodology neglecting (CASE I) and considering 
(CASE II) size effects for year 2018 (18 nm node). Lmax is normalized to the gate pitch 
(350 nm) 
 CASE I CASE II Difference 
# of pairs (Np) 6.004 6.4044 6.7 % 
 Pitch (nm) Lmax Pitch (nm) Lmax Pitch (nm) Lmax 
pair #1 42 6 42 6 0 % 0 % 
pair #2 42 44 42 44 0 % 0 % 
pair #3 42 1077 46 760 +9.5 % -29 % 
pair #4 152 5125 143 3389 - 5.9 % -34 % 
pair #5 406 13683 326 9120 - 20 % -33 % 
pair #6 1199 40388 698 21353 - 41 % -47 % 
pair #7 1593 53660 1664 53660 +4.4 % 0 % 
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values of Rent’s parameters is plotted in Figure 4.3. For the Rent’s exponents from 0.5 to 
0.6 and the Rent’s coefficients from 3.4 to 4.8, the relative increase in the total number of 
metal levels, due to size effects, remains between 2% and 17%. 
4.4.2 Impact of Size Effects on Performance of N-Tier Architecture 
Even though maximum interconnect latencies in CASE I are the same as the ones in 
CASE II, the latency distributions are different in the two cases.  This means that a 
critical path that consists of interconnects with many different lengths may have a larger 
latency once size effects are present (CASE II). To quantify the impact of size effects on 
overall chip performance, one should look at the latency distribution in two cases.  













Figure 4.3: Relative increase in the total number metal levels needed to address size 
effects versus different values of Rent’s exponent and Rent’s coefficient.  
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wiring rc delay distribution, i(τ ), is plotted in Figure 4.4.  It shows that interconnects that 
are most affected by size effects are so short that their rc time delay is negligible com-
pared to the delays of longer interconnects. In 2018, the minimum intrinsic delay of a 
gate will be τ0=0.21ps, roughly one percent of the clock cycle. Based on this, we catego-
rize interconnects into two groups.  Group A includes interconnects whose rc delay is 
less than 0.01/fc, and group B are those whose rc delay is larger than 0.01/fc. Intuitively, 
the time delay of interconnects in group A is so small that any increase in their latencies 
has a negligible impact on the overall chip performance. 
The average latencies of total interconnects and interconnects in groups A and B are 

























Figure 4.4: Wire rc delay distribution for a case study of year 2018 from ITRS 
using the n-tier methodology; the solid line is CASE I, neglecting size effects, and 
the dotted line is CASE II, considering size effects. rc delay of group A wires 
(routed in the first tier) is smaller than the minimum intrinsic delay. 
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there are no size effects (CASE I).  The second row corresponds to the design that is 
based on size effects. The third row is for a design in which size effects are present but 
are ignored in the design process (CASE III).  So, wire dimensions for the first and third 
rows are the same.  Table 4.4 shows that size effects increase the average rc time delay of 
all interconnects, 〈τrc 〉, by 135% if they are considered in the design process and by 
165% if they are ignored. However, the changes are mainly due to interconnects in group 
A that have negligible latencies.  The average latency of the interconnects in Group B, 
however, will increase by only 10% even if size effects are ignored in the design process, 
and it will slightly decrease (5%) if the interconnect network is designed taking into 
account size effects. This decrease in the average latency is because many interconnects 
that would have been routed in Pair 3 will be routed in Pair 4, with a much larger pitch. 
Overall, for high-performance applications, the results of this section indicate that 
the impact of size effects on chip performance will be quite limited, especially if size 
effects are considered during the design process. Figure 4.5 summarizes the impact of 
size effects on the n-tier architecture design. The relative increase in the average inter-
connect delay, 〈τ 〉, and relative increase in the number of metal levels using n-tier 
methodology, N, is plotted for different technology nodes.  
 
Table 4.4: 〈τrc 〉 average rc time delay of all interconnects, 〈τA 〉, average rc delay 
of wires with rc delay less than 0.01/ fc, and 〈τB 〉, those with rc delay of more than 
0.01/fc. 
 〈τrc 〉  (fsec) δτ /τ 
〈τA 〉 




CASE I 9.91 - 1.69 - 1.377 - 
CASE II 23.3 135% 3.98 136% 1.308 -5 % 
CASE III 26.5 167% 3.98 136% 1.521 10 % 
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4.5 Metal Interconnect Networks for Low-Cost Chips 
4.5.1 Impact of Size Effects on Design of Two-Tier Architecture 
The two-tier methodology presented in Section 4.2.2 is used in this section to design the 
interconnect network for a low-cost chip implemented in 2020. At this technology node, 
the resistivity of minimum-size wires will be five times larger than the bulk resistivity 
(Figure 4.2). The two-tier architecture is designed in two different cases: CASE I, assum-
ing there is no size effects and CASE II, considering size effects. The results of these two 
designs are shown in Table 4.5. The optimal design is when the first tier consists of just 
one metal pair routed in the minimum pitch, while the wiring pitch in the second tier is 




































Figure 4.5: Relative increase in the average wire delay due to size effects and 
number of metal levels needed to compensate them versus technology year. 
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4.5.2 Impact of Size Effects on Performance of Two-Tier Architecture 
Although the optimal design is not affected by size effects, the performance of an inter-
connect network will be affected. Table 4.5 indicates that wire pitch in the second tier 
decreases as the total number of metal levels decreases. Hence, the low-costs chips with a 
smaller number of metal levels suffer more from size effects.  Figure 4.6 shows the 
relative increase in the maximum delay, maxτ , and the average delay, τ , versus number 
of metal levels. Because of size effects, the maximum delay and the average delay of the 
wires could increase up to 100% and 40%, respectively.  
In the previous section, it was shown that size effects could be addressed by utilizing 
more metal levels for an n-tier architecture. To use the same techniques, in Figure 4.7, the 
average delays of interconnects are plotted versus the number of metal pairs in CASE I 
and CASE II. The average delay in CASE II will be equal to the average delay in CASE I 
if the number of metal pairs is increased from 3 to 4.75 or from 5 to 8. Unlike the high-
 
Table 4.5: Results of the low-cost design methodology neglecting (CASE I) and 
considering (CASE II) size effects for the year 2020 (14nm node). Lpar is normalized 
to the gate pitch (230nm) 
 CASE I CASE II 
Npairs P2 (nm) Lpar P2 (nm) Lpar 
3 35 12 35 12 
4 50 12 50 12 
5 70 12 70 12 
6 85 12 85 12 
7 105 12 105 12 
8 120 12 120 12 
9 140 12 140 12 
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performance applications in which a 13% increase in the number of metal levels was 
enough to compensate the impact of size effects on the performance of an interconnect 
network at the end of the ITRS roadmap (Figure 4.5), for low-cost applications, a 60% 
increase in the number of metal levels is needed to address size effects. 
4.6 Conclusions 
It is shown that for high-performance applications, modest changes in the design of a 
multi-level interconnect network can address the increases in copper resistivity due to 
surface and grain boundary scatterings such that the longest interconnect in each metal 
level meets the specified time constraint.  For a case study chip implemented at the 18 nm 
 
 






























Figure 4.6: Relative increase in the average delay, τ , and the maximum 
delay, maxτ , for a 2020 low-cost chip implemented in two-tiers versus 
number of metal levels. 
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node, it is shown that the changes in wiring pitches and number of metal levels will be 
less than ±40% and 7%, respectively, while the copper resistivity for the minimum-size 
interconnects will increase by more than four times.  The main reason for the modest 
changes is that interconnects that are affected most by size effects are so short that their 
latencies are not important. Slight changes in wiring pitches allow for transferring the 
critical ones that are hurt by size effects to higher metal levels with larger wiring pitches 
such that they meet the specified timing constraint.  
A novel latency distribution is presented that shows that the average latency of all 
interconnects increases by 136% because of size effects. However, this increase is mainly 




























) CASE I: Neglecting Size Effects
CASE II: Considering Size Effects














Figure 4.7: Average delay versus number of metal levels in two cases, consid-
ering and neglecting size effect for a 2020 low-cost chip implemented in two-
tiers versus number of metal levels. 
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average latency of interconnects with latencies larger than 1% of the clock cycle can even 
slightly decrease because of the larger number of metal levels utilized.  
It is shown that for low-cost applications, very few wiring pitches are normally used 
and the number of metal levels needed to compensate the impact of size effects on the 
average rc delay of copper interconnect is drastically high. For a case study chip imple-
mented at 14 nm with a two-tier interconnect network, it is shown that a 60% increase in 
the number of metal levels is needed to address a five times increase in the resistivity of 
minimum-size wires.   
It is important to note that this analysis is based on the latency of signal intercon-
nects only.  Many other issues such as electromigration, impact of size effects on power 
distribution, etc., need to be investigated carefully.     
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CHAPTER 5 
Design and Optimization of Local Power Distribution Network 
 
5.1 Introduction 
As technology advances, it becomes more and more challenging to design on-chip power 
distribution networks. This is because power supply voltage and hence the noise margin 
scale down with technology, while the number of devices in a die and the current per unit 
area of a die scale up [24, 25, 68]. The IR drop and Ldi/dt noise associated with the power 
distribution network are crucial to circuit timing and performance [25, 69]. Historically, 
the inductive behavior of power networks was dominated by off-chip parasitic inductance 
and the inductive behavior of on-chip power distribution networks has been neglected. 
However, with the introduction of advanced packaging techniques, this has changed [68]. 
The on-chip power line can be modeled as distributed rlc segments. The l/r delay charac-
terizes the importance of inductance in power network modeling. If the l/r delay is much 
smaller than the rc delay, the inductance can be ignored in the modeling [25]. Hence, for 
the local power distribution network (narrow lines) IR drop and for the global power 
distribution network (wide lines) both IR drop and Ldi/dt should be considered in the 
modeling and optimization of power networks.   
In [70], an algorithm based on efficient nonlinear programming techniques has been 
used to minimize the area of a power network for a given IR drop budget. An optimiza-
tion algorithm for determining the widths of power and ground routes of a multi-pad 
distribution system is presented in [71]. A linear programming method is applied in [72] 
to find the proper sizing for power/ground networks. Although compact physical models 
for IR drop and simultaneous switching noise have been proposed recently in [73] and 
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[74] for a global power distribution network, a compact physical model and closed-form 
optimization technique for a local power distribution network have not yet been pre-
sented.         
At the global level, power and ground lines are routed in the top metal levels with 
relatively large cross-sectional dimensions, and size effects do not affect them. At the 
local level, however, power and ground lines are routed in the first two metal levels to 
deliver power and ground to each individual gate. Because of their small dimensions, 
these interconnects are vulnerable to size effects. It is therefore critical to model and 
optimize power distribution networks at the local level and to quantify the impact of size 
effects on the design and performance of local power distribution networks, which are the 
subject of this chapter. 
As the feature sizes of interconnects scale down, copper resistivity increases due to 
various size effects such as surface scattering and grain boundary scattering. At the end 
of the ITRS, local interconnects are projected to be as narrow as 14 nm [7], and the 
resistivity of minimum-size interconnects will be more than four times larger than the 
bulk resistivity of copper. Previous studies show that the impact of size effects on high-
performance chips will be relatively small, especially once size effects are considered in 
the design process of multi-level interconnect networks [75]. However, for low-cost 
applications in which few wiring pitches are normally used to avoid multiple recipes, 
which are expensive to develop and maintain, size effects have a considerable impact on 
the performance of interconnect networks [76]. 
In this work, the local power distribution network is optimized such that the total 
metal area in the first two metal levels is minimized for a given IR drop budget. Then, the 
impact of size effects on the local power distribution networks is studied. The area 
blocked by the power vias connecting the local to the global network is studied and the 
optimal power via pitch, and consequently the optimal width of the local power network, 
is presented. 
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5.2 Assumptions and Problem Definition 
A local power distribution network consists of power rails routed in metal 1 (M1), 
connected to orthogonal power straps routed in metal 2 (M2), as shown in Figure 5.1. The 
local power network is connected to the global power grid through vias. The maximum 
IR drop in the local network, Vd, is at the center of a region between the four nearest 
power vias as shown in Figure 5.1-a. This voltage drop is the summation of the IR drops 
in M1 and M2 that are called vd1 and vd2, respectively. Because of the symmetry, only the 
tile shown by the dashed square in Figure 5.1-a and “zoomed” in Figure 5.1-b needs to be 
modeled. The size of the tile is determined by the pitch of the global power vias in the x 
and y directions, px and py as shown in Figure 5.1-b. Parameters w1 and w2 are the widths 





(a)                                                                    (b) 
 
Figure 5.1: (5.1-a) Power and ground distribution networks in the first two metal 
levels, M1 and M2. Circles represent vias connecting local power and ground grids 
to the power grids in the global levels. (5.1-b)  The “zoomed” tile of power rails 
and straps with their geometrical definitions. 
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nF ×mF rectangle, where F is the feature size. Assuming that inside each tile there are l1 













Following [77], in this work it is assumed that n =12, m =28. Using Ohm’s law and 
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where I0 is the supply current per gate, and t is the metal thickness in the first two metal 
levels.  






= ⋅ , (5.3) 
where Achip is the chip area, Pmax is the maximum chip power, and Vdd is the supply 
voltage which are all taken from the ITRS projections [7]. The direct current per logic 
gate, I0, is assumed to be k times larger than the average supply current per logic gate (I0 
= k Iavg ) because not all logic blocks in a chip are active at a given time. 
Using the definitions in Figure 5.1-b, the fraction of the metal area needed for the 
power distribution network can be written as (considering a minimum spacing of F 
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The goal is to find the optimal values for w1 and w2 such that for a given IR drop budget, 
VIR, the total metal area for the power distribution, Apower (5.4), is minimized. 
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For the case studies in this paper, VIR is chosen to be 2% of the supply voltage (VIR = 
0.02Vdd) and wire thickness, t, is assumed to be twice the minimum feature size (aspect 
ratio of 2). 
5.3 Area Optimization in the First Two Metal Levels 
5.3.1 Neglecting Size Effects 
To solve (5.5), Apower should be minimized with two independent variables and one 
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If we neglect size effects and use the bulk value for the copper resistivity, (5.6) using 
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where ar is the ratio of power via pitch in the y direction to its pitch in the x direction and 
w1, w2, vd1, and vd2 represents the optimal value for w1, w2, vd1, and vd2, respectively. 
Replacing (5.8) and (5.2) in the constraint given in (5.5) will result in 




= +w . (5.9) 
The optimal area for a power distribution network in the first two metal levels will be 








A w . (5.10) 
5.3.2 Considering Size Effects 
Considering that the resistivity of copper wires in M1 and M2 depends on the size of 

























Surface scattering and grain boundary scattering are considered the two major mecha-
nisms for size effects. The Fuchs-Sondheimer model presented in [14] is used to model 
the surface scattering. In this model, an empirical parameter p, called specularity parame-
ter, is used to describe the fraction of electrons scattered specularly at the surface.  The 
resistivity of a wire with width w and thickness t can be written as 







= + − , (5.12) 
where bρ  is the bulk resistivity and λ  is the mean free path of the elections. The grain 
boundary scattering is modeled as the Mayas-Shatzkes method [65].  In this model, 
another empirical parameter R, called the reflectivity coefficient, describes the probability 
of electrons getting reflected at the grain boundaries. Based on this model, resistivity can 
be written as 
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where D, the average grain diameter, is assumed to be equal to the wire width or thick-
ness, whichever is smaller. In this case, the wire resistivity can be approximated with an 
error less than 15% as  
 0( ) (1 )
w tw
wt
ρ ρ β += + , (5.14) 
where β is a function of p, the specularity parameter, and R, the reflection coefficient at 
grain boundaries. Although the value of β needs to be calculated numerically, this 
approximation enables us to derive closed-form expressions for optimal values of wire 
widths for the power lines in M1 and M2 where the final expressions are independent of 
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Therefore, (5.11) will be simplified as 
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Interestingly, (5.18) is the same as (5.8b); the optimal values of w1 and w2 that minimize 
the total area of the power distribution network are such that the ratio of the IR drop in 
M2 to the IR drop in M1 is equal to the ratio of the global via pitches in the y and x 
directions. This result is independent of the specularity parameter or scattering probabil-
ity at the grain boundaries. By substituting (5.18) and (5.2) in the constraint given in 
(5.5), the optimal width for a given IR drop, and the minimum area needed for the local 
power distribution network, become 
 20 11
( ) (1 )
4 x rIR
I w p a
nFtV
ρ













A w , (5.19.b) 
which show that the optimal wire width for the power distribution network depends on 
the pitch of the power vias that connect the local power distribution network to the global 
power grid. Also, the area needed for the local power distribution network only depends 
on the width of the power distribution network in the first metal level. 
5.3.3 Sub-Optimal Design  
For most cases, as shown in (5.8) and (5.17), w2 is much larger than w1. However, there 
are practical and process limitations for maximum and minimum wire widths. The wire 
width cannot be smaller than the minimum feature size, and it should not be larger than 
the maximum value, w2-max, that the chemical mechanical polishing (CMP) process 
allows [8]. If w1< F or w2 > w2-max, the designers have to use a larger value for w1 and a 
smaller value for w2 for the same IR-drop budget. The total metal area needed for power 
distribution in M1 and M2, however, would be larger, as shown in Figure 5.2. In this 
figure the for different values of ar, the ratio of the power via in the y direction to the x 
direction, the normalized area needed for the local power distribution network and the 
normalized width of the power lines in M2 are plotted versus the normalized width of the 
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power lines in M1. For example, by using w1 twice its optimal value (w1=2 w1), w2 will 
reduce to 60% of its optimal value (w2=0.6 w2); however the area consumed by the local 
power distribution network will increase by 30% (Apower=1.3 Apower). 
5.3.4 Results and Discussion 
In this section the optimal design for two cases, with and without size effects, are com-
pared in order to quantify the impact of size effects. Two design scenarios are considered. 
The first one is to find the optimal values for w1 and w2 (area needed for power distribu-
tion) while power via pitches (px and py) are given. The second scenario is to find the 
pitch of the power vias (px and py) while the area specified for power distribution network 
 
 





































Figure 5.2: Sub-optimal designs: Normalized total metal area in M1 and M2 
and the width of power lines in M2 versus normalized width of power lines in 
M1 for different power via pitch configurations (ar). Total area and wire widths 
are normalized to their optimal values. 
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(w1 and w2) is fixed. In the first scenario, (5.19.a) shows that for a given IR drop budget, 
the power wire width is proportional to the resistivity of wires (w1∝ρ (w1) and w2∝ρ 
(w2)). Therefore to compensate, i.e., a four times increase in the resistivity of minimum 
size wires, w1 should increase by the same factor. As w2 is larger than w1, the increase in 
the resistivity of power lines in M2 will be less than four times, so the needed increase in 
the size of power straps in M2 will be less 4. Hence, totally, more than a three times 
increase in the wiring area for power lines in the first two metal levels is needed in this 
case.  
In the second scenario, as (5.19.a) implies for fixed w1, the power via pitch should 
scale down proportionally to the square root of the resistivity of the power wires. Hence, 
to compensate a four times increase in the resistivity of the minimum-size wires, power 
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Figure 5.3: Power via pitch normalized to the feature size versus technology year such 
that the optimal rail width (in M1) is equal to the minimum feature size, F. Points A 
and B are used to show that a 57% reduction in power via pitch is needed to compen-
sate size effects at the year 2018. 
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via pitches (px and py) should decrease by a factor of 2, or the number of power vias 
should increase by a factor of 4. Equation (5.19) shows that the optimal value for w1 
depends on the px and the area dedicated to the power distribution network only depends 
on w1. Therefore, a px that results in a w1 equal to the minimum feature size will opti-
mally consume the minimum possible area in the first two metal levels for the power 
distribution network. In Figure 5.3, the power via pitch normalized to the feature size is 
plotted versus technology years such that the optimal value for w1 is equal to the mini-
mum feature size. The impact of chip power consumption on the local power distribution 
network is shown by means of k, the ratio of the maximum to the average gate current. 
Two values of 5 and 10 are considered for k.  
Two cases are considered, CASE I, a hypothetical case with no size effect, and 
CASE II, a case with size effects as described in Section 5.3.2. Since w1 is chosen to be 
 
Table 5.1: Required power wire widths in M1 and M2 at the end of the ITRS (14-nm 
node) for the total IR-drop in M1 and M2 of 2% of supply voltage for various global 
via pitches (l1 and l2). Wire dimensions are normalized to the minimum feature size, 
and the total metal area, A, is normalized to the total chip area. Bold numbers represents 
the optimal design. 
I0 /Iave=5 I0 /Iave=10 
No Size Effects p = 0, R = 0.5 No Size Effects p = 0, R = 0.5  
w1/F w2/F A/Achip w1/F w2/F A/Achip w1/F w2/F A/Achip w1/F w2/F A/Achip 
2.6 44.7 5.5% 5 83 9.6% 
10 54.6 12.5%  l1 = 40 
 l2 = 10 
1 8.2 2.2% 
5.3 27.3 7% 
1.3 22.4 3.3% 
15 50 16.5% 
2.4 32.5 4.8% 4.6 64.5 8.4% 
5.6 50 8.8%  l1 = 40 
 l2 = 8 
1 5.7 2% 
4.8 19.8 6.3% 
1.2 16.9 2.9% 
9.1 39.7 11.1% 
3.3 46 5.8% 6.3 91.5 10.3% 
12.7 51.6 14.3%  l1 = 50 
 l2 = 8 
1 9.7 2.2% 
6.6 35.7 7.9% 
1.7 24 3.4% 
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equal to the minimum feature size, the area dedicated to power wires in the first two 
metal levels is fixed (around 11%). Points A and B in Figure 5.3 show that for a given 
constant area dedicated to the local power distribution network, the power via pitch at the 
end of the ITRS must decrease by 57% to compensate the increase in resistivity by size 
effects. It also indicates that, along technology nodes, to minimize the area consumption 
in the first two metal levels by the power distribution network, the power via pitch 
normalized to the feature size should remain almost constant. Therefore at the same rate 
as the technology advances, the power via pitch scales down and the number of power 
vias increases. This will increase the via blockage, especially for the top metal levels, 
which is the subject of the next section. 
Table 5.1 summarizes the results of the local power distribution network design for a 
chip at the end of the ITRS (14-nm node) while the IR drop is 2% of the supply voltage. 
The bold numbers represent the optimal designs, and the rest are sub-optimal designs. In 
different rows and columns, the impact of supply current per gate, size effects, power via 
pitch, and wire width (sub-optimal design) on the area consumed by local power distribu-
tion network is shown.  
5.4 Area Optimization Considering Via Blockage 
It has been shown that for a fixed area dedicated to the local power distribution network, 
the number of power vias should increase as technology advances. In this way, the 
burden of the power network is imposed on the metal levels between the local and global 
power distribution networks. Hence, to find the optimal value for both widths of the local 
power lines and the power via pitch, the area consumed at the first two metal levels and 
the area consumed by the power via blockage should be considered at the same time.  
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5.4.1 Power Via Blockage 
As shown in Figure 5.1, the local power distribution network is connected to the global 
power grids through power vias. As discussed in [78], the implicit impact of a via is more 
than just its physical footprint. For a given metal level, the via blockage factor, which is 
defined as the ratio of the unused wiring area due to vias, Av, to the chip area, Achip, can 






= =  (5.20) 
where W is the wiring width on a given level and assumed to be half of the wiring pitch, s 
is the via covering factor (~ 0.3), and λ is the layout rule unit, which is  usually equal to 
half of the minimum feature size [78]. Assuming the geometry of power via as shown in 
Figure 5.1, the number of power vias, Nv-power, can be written as Nv-power = Achip /(py.px). 
Therefore, the power via blockage factor for a pair of metal levels can be written as 







= =  (5.21) 
where P is the wiring pitch. A 57% decrease in power via pitch at the end of the roadmap 
will result in a 135% increase in the power via blockage factor for all metal levels be-
tween M2 and the top-most levels with global power grids. Although the power via 
blockage is negligible for the local levels, 0.62% for P=2F, it will consume 10% of the 
global metal levels if their wire width is, for instance, 20 times the minimum feature size 
(P=40F). Assuming that the power vias connecting the local power distribution network 
to the global power grid, which is located in the n-th pair of metal level, the total power 
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where Pi is the wiring pitch in the i-th pair of the metal level. Therefore, to evaluate the 
power via blockage, the wiring pitches in the first n metal pairs are needed. In the next 
section the n-tier methodology is used to determine power via blockage. 
5.4.2 N-tier Interconnect Network Design 
The n-tier methodology optimally designs the wire pitch of each orthogonal pair of metal 
levels such that the longest interconnect in each level meets the given time constraints 
[54]. For the 14-nm node (year 2020), the n-tier architecture is designed once, assuming 
there are no size effects (CASE I), and then the n-tier architecture is redesigned consider-
ing size effects (CASE II).  The results are shown in the Table 5.2. The results of this 
section are used to evaluate the power via blockage as given in (5.22). 
 
 
Table 5.2: Results of n-tier design methodology neglecting (CASE I) and consid-
ering (CASE II) size effects for year 2020 (14-nm node). Lmax is normalized to 
the gate pitch (288 nm). 
 CASE I CASE II 
# of pairs (Np) 6.17 7.3 
 Pitch (nm) Lmax Pitch (nm) Lmax 
pair #1 28 101 28 101 
pair #2 47 862 58 575 
pair #3 116 2116 114 1389 
pair #4 207 3782 184 2507 
pair #5 333 6075 270 3979 
pair #6 574 10448 387 6015 
pair #7 1007 18400 594 9712 
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5.4.3 Optimization 
In this section, the optimal value for the power via pitch that minimizes the total area 
consumed by the power network (considering both local power distribution network and 
the power via blockage) is studied. By replacing (5.19a) in (5.19b), the optimal area 
needed for the local power distribution network as a function of power via pitch will be 






















Assuming ar=px/py, using (5.22), the area blocked by the power via as a function of 

















The total area dedicated to the power distribution network, consisting of the local power 




tot power power v power x v
chip chip x
A A p S
A A S p
− −+= = +
A
 (5.25) 
which is minimized at  
 3 0x opt vp S S− =  (5.26) 
There is an upper and lower limit for the px. As shown in (5.19.a), w1 (therefore w2) 
depends on px ; therefore, lithography limitations (w1-min=F) put a lower bound for the px 
and process limitations (w2-max) put an upper bound for px .    
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5.4.4 Results and Discussion  
For a chip in the year 2020, using a multi-level interconnect network as designed in Table 
5.2, Apower, Av-power, and Atot-power normalized to the chip area are plotted versus px normal-
ized to the minimum feature size in Figure 5.4 (ar is assumed to be 1). It shows that for 
small px, the number of power vias will be larger; therefore the Av-power will be larger than 
Apower and vice versa for large px. The total area is minimized for px=690F. This point 
corresponds to w1=2.7F. The total area is also plotted versus power via pitch neglecting 
size effects. In this case, the total area is minimized for px=1060F (w1=1.5F). The plot 
 













tot power chipA A−
power chipAA v power chipA A−
tot power chipA A−
neglecting size effects
 
Figure 5.4: Area needed for the local power distribution network (dotted line), 
via blockage (dashed line) and the total area (solid line) normalized to the chip 
area are potted versus power via pitch in the x direction normalized to the 
minimum feature size. This plot is for a case study in year 2020; size effects 
are considered and ar=1. The second solid line is the total area normalized to 
the chip area for the case when size effects are not considered. 
 
  102   
shows that in the case that neglects size effects by using optimal design, 38% of the chip 
area will be consumed for the local power distribution network (considering via block-
age). If we use the same via pitch for the case considering size effect, 70% of the chip 
area will be consumed by the local power distribution network. However, by redesigning 
the power distribution network (using px=690F), the area consumption will be reduced to 
58%. These results show that it is important to consider size effects in the design process 
of the local power distribution network. For a fixed power via pitch, 84% more copper in 
the first two metal levels is needed to compensate size effects; however, by redesigning 
the power via pitch (considering size effects in the design), size effects could be ad-
dressed by utilizing only 52% more area.  
The results of the optimal design of a case study at the 14-nm node for different ar 
(the ratio of power via pitch in the y direction to its pitch in the x direction) are summa-
rized in Table 5.3. Although Atotal shows small dependency on ar, ar=1 offers the least 
area consumption by the local power distribution network. Power via pitch (px) that 
minimizes Apower for w1=F versus technology years was shown in Figure 5.3. Considering 
power via blockage, w1=F will not be the optimal design. This is shown in Figure 5.5.a. 
The optimal width of the power rail in M1 that minimizes Atotal is plotted versus technol-
ogy years, considering and neglecting size effects. The impact of chip power 
 
Table 5.3: Results of Local power distribution network design for 14-nm node 
(year 2020) for different power via ratios in y and x direction (ar). w1, w2, and px 
are normalized to the minimum feature size (F=14 nm) and total area needed for 
the local power distribution (Atotal) is normalized to the chip area (Achip) 
  w1 w2 px Atotal 
0.5 3.6 34 940 60% 
0.7 3.2 34 815 58.8% 
1 2.7 34 690 58% 
1.5 2.3 33 555 59% 
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consumption is shown by means of a k factor of 5 or 10. It shows that for the year 2006, 
the impact of power via blockage is negligible; therefore w1=F for all cases, while at the 
end of the roadmap, w1 should be up to three times the minimum feature size. Consider-
ing w1 given in Figure 5.5.a, power via pitch normalized to the feature size is plotted 
versus technology year in Figure 5.5.b. The power via pitch at year 2006 is the same as 
what was shown in Figure 5.3, but as the technology advances, considering power via 
blockage, the optimal px is larger than optimal px neglecting power via blockage.         
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Figure 5.5: (5.5-a) Width of the optimal power line in M1 normalized to the feature size 
vs. technology year. (5.5-b) Power via pitch normalized to the feature size versus 
technology year such that the optimal rail width (in M1) is given in (5.5-a) minimizing 
the total area consumed both in M1 and M2 and power via blockage. 
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5.5 Conclusions 
An optimization methodology for local power distribution networks is presented that, for 
a given IR drop budget, minimizes the total area needed for power lines. The result shows 
that the optimal wire widths are such that the ratio of IR drop in M2 to the IR drop in M1 
is equal to the ratio of the global via pitches in the y and x directions. The case study for 
the 14-nm node shows that to compensate up to four times increase in the resistivity of 
minimum size wires, either a three times increase in wiring area for power lines in the 
first two metal levels would be needed or a two times decrease in the via pitch would be 
necessary to address the impact of size effects.  
It has been shown that for a fixed area dedicated to the local power distribution net-
work, the pitch of power vias between the local and global power distribution network 
should decrease as technology advances. However, decreasing the power via pitch will 
increase the power via blockage factor for all metal levels between M2 and the top-most 
levels with global power grids. The results shows that for 2020, the optimal design that 
minimizes both the area needed for the local power distribution and power via blockage 
factor occurs when power via pitches in the x and y directions are equal and widths of the 
power lines in M1 are three times the minimum size wires in M1. 
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CHAPTER 6 
Conclusions and Future Work 
In this chapter, several important extensions to this thesis for pursuing further work in 
this area are briefly explored. Finally, the main contributions and conclusions of our 
results are presented. 
6.1 Future Work 
Based on this work, several questions can be raised regarding the operation of intercon-
nects at high frequency and low dimensions. These questions can open different avenues 
for future investigations. 
6.1.1 Size Effects and ASE Modeling  
Size effects and the anomalous skin effect have been the subject of many previous 
studies. In all of these studies based on Matthiessen’s rule, the resistivity is considered as 
 ( ) ( )e p defectsT Tρ ρ ρ−= +  (6.1) 
where e pρ −  is the resistivity due to electron and phonon scattering and defectsρ  is the 
resistivity due to defect scattering that is independent of temperature and includes surface 
and sidewall (roughness) scattering, grain boundary scattering, and other structural 
defects and impurities. It is usually assumed that the scattering mechanisms are inde-
pendent of each other. Hence, as shown in Figure 4.2, the total increase in resistivity is 
considered to be the summation of the increase in resistivity due to surface scattering and 
grain boundary scattering. Assuming that the size of the grains is equal to the wire width, 
this assumption is valid, but recent studies of the distribution of the grain-sizes show that 
size of many of the grains could be smaller than the wire dimensions [79]. If so, many of 
the electrons located inside in the smaller grain have no chance to be scattered from the 
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surfaces. Hence, Matthiessen’s rule is not applicable and surface scattering and grain 
boundary scattering should be considered simultaneously.  
The theory of ASE is developed for metals with no grain boundaries. However, cop-
per wires in GSI applications are polycrystalline. Grain boundaries disrupt the motion of 
electrons. The normal or anomalous skin effect has not yet been studied for a polycrystal-
line copper wire.  
6.1.2 Interconnects at Low Temperature 
It has been known since the beginning of CMOS electronics that the chip performance 
enhances by lowering the temperature. Among the advantages of sub-ambient cooling are 
faster switching times, increased circuit speed, and a reduction in the thermally induced 
failures of the devices [80]. A metric that characterizes one of the fundamental limits for 
the gigascale integration of digital electronics is the signal energy transfer that occurs 
during the binary transition. It can be written as min ln 2E kT=  , where T is the absolute 
temperature, and k is Boltzmann’s constant [81]. Therefore, the only method to improve 
this fundamental limit is to operate at lower temperatures. While, we are still far from this 
fundamental limit in today’s CMOS technology, we all know that we are “power lim-
ited.” It has been shown that for every 10°C reduction in the transistor’s temperature, 
chip performance improves from 1 to 3% [80, 82].  
As shown in Figure 1.2 and argued in Section 2.5 of this thesis, the second corner 
frequency for ASE  (the frequency above which the resistivity of copper wires depends 
on the frequency to the power of 2/3) is a function of temperature and will be less at 
lower temperatures. Hence, in this regime the surface impedance of a copper wire can be 
written as 
 1/ 6 4 /321 124 ( ) ( )(1 3 )( )surfZ jπ
ρ λ
λ δ
= +  (6.2) 
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where ρ  is the resistivity, λ  is the mean free path, and δ  is the classical skin depth. 
Therefore, impedance per unit length of the transmission line as previously shown in 
(3.34) should be written as 
 2/3( ) ( )dcz s r Ks l s s= + +  (6.3) 
where 1/3( )l s s−∝ . However, the phasor analysis that we developed in Chapter 3 is 
capable of modeling a transmission line with impedance per unit length as in (6.3). It will 
be very interesting to study the step response of such a wire. This analysis could lead to a 
new bit-rate formula for metallic wires at low temperatures.  
6.1.3 Multi Level Interconnect Network Design 
In Chapter 4, we introduced an optimization methodology that optimized the reverse-
scaled multi-level interconnect network to reduce the logic macrocell area, cycle time, 
power consumption, or number of metal levels. This methodology uses an a priori wiring 
distribution. The wiring efficiency (the ratio of the area available for signal wires per 
metal level to the chip area) is assumed to be constant for all metal levels. In Chapter 5, 
an optimization methodology for the local power distribution network is presented. It has 
been shown that the area blockage due to the power vias should be considered in the area 
minimization of a local power distribution network.  
Optimization methodologies for mulit-level interconnect network design that consid-
ers signal, power, and clock wires could be the next possible step. The local power 
distribution network designed in Chapter 5 provides an a priori estimation for the power 
via blockage. The power and signal via blockage reduces the wiring efficiency. In the 
local levels, the signal via blockage is dominant and the power via blockage is negligible, 
while at the global levels, the power via blockage is considerable and the signal via 
blockage is negligible. A multi-level interconnect network should consider clock distribu-
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tion wires, power distribution network, and power via blockage in the wiring efficiency 
of the available wiring area.   
6.2 Conclusions and Contributions 
A new physical model for the anomalous skin effect is developed. Based on this model, 
effective resistivity of thin wires with a rectangular cross-section as a function of wire 
dimension and frequency is extracted. A compact formula for the resistivity of copper 
wires considering the impact of line-edge roughness is presented.   
A phasor analysis technique is developed to model a transmission line with general 
series impedance and parallel admittance per unit length. It is shown that the distributed 
model (quasi-TEM approximation) is valid for on-chip interconnects until the end of the 
roadmap for semiconductors. The delay analysis shows that for different wire sizes, the 
impact of ASE on delay calculations can be neglected.   
A compact model for the bit-rate limit of a transmission line is presented. This new 
model is capable of considering skin effect, surface scattering, and dc resistance simulta-
neously. The low-loss approximation that is used in the previous models is valid only 
when the bit-rate limit is larger than the reciprocal time-of-flight. In contrast to the 
previous models, it is shown that the bit-rate limit is not scale-invariant. It is shown that 
ASE should be considered for on-chip interconnects with bit-rate limits over 20 GHz. 
This model is used to study the trade-off between the electrical and mechanical compli-
ance of the dual-mode polymer pins.  
It is shown that for high-performance applications, modest changes in the design of a 
multi-level interconnect network can address the increases in copper resistivity resulting 
from surface and grain boundary scatterings such that the longest interconnect in each 
metal level meets the specified time constraint. The main reason for the modest changes 
is that interconnects that are affected most by size effects are so short that their latencies 
are not important. Slight changes in wiring pitches allow for transferring the critical ones 
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that are hurt by size effects to higher metal levels with larger wiring pitches such that 
they meet the specified timing constraint. For a case study chip implemented at the 18-
nm node, it is shown that the changes in the number of metal levels will be less than 7%.  
It is shown that for low-cost applications, very few wiring pitches are normally used 
and the number of metal levels needed to compensate the impact of size effects on the 
average rc delay of copper interconnect is drastically high. For a case study chip imple-
mented at 14 nm with a two-tier interconnect network, it is shown that a 60% increase in 
the number of metal levels is needed to address a five times increase in the resistivity of 
minimum-size wires.  
An optimization methodology for local power distribution networks is presented that, 
for a given IR drop budget, minimizes the total area needed for power lines. The result 
shows that the optimal wire widths are such that the ratio of the IR drop in Metal 2 to the 
IR drop in Metal 1 is equal to the ratio of the global via pitches in the y and x directions. 
It has been shown that for a fixed area dedicated to the local power distribution network, 
the pitch of power vias between the local and global power distribution network should 
decrease as technology advances. However, decreasing the power via pitch will increase 
the power via blockage factor for all metal levels between M2 and the top-most levels 
with global power grids. The results shows that for 2020, the optimal design that mini-
mizes both the area needed for the local power distribution and power via blockage factor 
occurs when power via pitches in the x and y directions are equal and widths of the 
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